

Copyright

by

Hai Bi

2007

The Dissertation Committee for Hai Bi

certifies that this is the approved version of the following dissertation:

**Centralized Optical Backplane Bus using
Holographic Optical Elements for High Performance
Computing**

Committee:

Ray T. Chen, Supervisor

Jack Lee

A. Bruce Buckman

David Pan

Joe Qin

Centralized Optical Backplane Bus using Holographic Optical Elements for High Performance Computing

by

Hai Bi, B.S.; M.S.

Dissertation

Presented to the Faculty of the Graduate School of

the University of Texas at Austin

in Partial Fulfillment

of the Requirements

for the Degree of

Doctor of Philosophy

The University of Texas at Austin

May 2007

Dedicated to my parents and Xiaoyan

Acknowledgements

I would like to thank the faculty and staff of the Microelectronics Research Center and the Department of Electrical and Computer Engineering at the University of Texas at Austin for providing me with such an intellectually stimulating environment to conduct my research and pursue my graduate education. I greatly appreciate my advisor, Dr. Ray T. Chen, for his support and guidance in my research work. Many thanks also go to my committee members, Dr. Jack Lee, Dr. A. Bruce Buckman, Dr. David Pan, and Dr. Joe Qin, for their insightful advices on my dissertation.

I would like to acknowledge the productive collaborations with Dr. Xuliang Han, a former student in the Optical Interconnect Group and now a research engineer at Brewer Science, Dr. Jinho Choi, a former student in the Optical Interconnect Group and Dr. Wei Jiang a former student in the Optical Interconnect Group and now a research engineer at Omega Optics. With their agreement, some figures and experimental results in this dissertation are adopted from their publications. I also want to thank other group members for their help over the years.

Finally, I would like to express my gratitude to my parents and Xiaoyan for their support and encouragement.

Centralized Optical Backplane Bus using Holographic Optical Elements for High Performance Computing

Publication No. _____

Hai Bi, Ph.D.

The University of Texas at Austin, 2007

Supervisor: Ray T. Chen

Optical communication is distinguished for its enormous interconnect capacity over long distance. As the cost of optical components drops, high bandwidth optical systems were successfully employed into local area network and computer racks because electrical counterparts are not able to deal with the data rate demands for these applications. With the popularity of multi-core CPU in High Performance Computers, the board-to-board interconnects exclusive based on electrical technology in backplane applications become insufficient because of not only bandwidth crises, but also wiring congestions. Many researches have projected that the progress of optical technology will further push down the boundary demarcating electrical and optical domains in the interconnect hierarchy. Accordingly, backplane or even board-to-board level interconnects will benefit from the complement of optical

interconnect. From architecture point of view, an optical bus implementation of the optical interconnect has the potential advantage of both huge bandwidth and elimination of wiring congestion. In contrast, optical waveguide and free-space interconnects although provide high bandwidth capacity, are essentially point-to-point technology which requires routing to a central switch on the backplane. The centralized approach that was based on substrate guided optical interconnects is the only way known that fulfills a uniform fan-out for different nodes in a bus architecture, which allows medium sharing among nodes. In this dissertation, innovative bit-interleaved optical backplane bus architecture is created based on centralized substrate-guide optical interconnect, which allows the tremendous bandwidth capacity to be shared by retaining the share bus architecture. Therefore, a secure and reliable high speed transmission channel could be established by distributing copies of confidential information separately. The feature provided by this innovative design cannot be fulfilled using electrical interconnects or other optical point-to-point technology without causing wiring congestions. In this dissertation, the optical characteristics of the centralized optical bus such as bandwidth and alignment tolerance are analyzed so that multi-channel implementation are successful on the fabricated optical interconnect layer. A 3-board-16-channel computer server using optical backplane board demonstrator using centralized optical bus was built upon the simulation, design and packaging work.

Table of Contents

Acknowledgements	v
Abstract.....	vi
Chapter 1 Introduction.....	1
1.1 Overview of Information Technology and High Performance Computing	1
1.2 Interconnect: Bottleneck of Information Technology	3
1.3 Benefits of Optical Interconnects	7
1.4 Review of Technologies for Optical Interconnects.....	8
1.5 Related Optical Interconnect Prototypes.....	16
1.5 Research Contributions	18
1.6 Dissertation outline	19
Chapter 2 Research Strategy	21
2.1 PCI over Optical Backplane Bus Demonstration	21
2.2 Research Directions	23
2.3 Layers of Computing System using Optical Backplane Bus	24
Chapter 3 Bandwidth Analysis of Optical Layer in Optical Backplane Bus.....	26
3.1 Introduction to Optical Layer Configuration	26
3.2 Kogelnik's Theory	27
3.3 Angular Bandwidth Analysis using Kogelnik's Theory.....	29
3.4 Wavelength Bandwidth Analysis using Kogelnik's Theory	33
3.5 Polarization Concern.....	36
3.6 Dispersion Analysis	37
Chapter 4 Implementation of Optical Layer	40
4.1 Introduction of Hologram Film Fabrication.....	40
4.3 Measurement of Uniformity	44
4.4 Mechanical Design and Packaging of Multi-channel Optical Layer.....	47
4.5 Alignment Tolerance Analysis.....	49
4.6 Summary	53
Chapter 5 Multi-Channel Optical Backplane Bus Demonstrator	54

5.1 Overview of Electro-Optical Interface Implementation	54
5.2 General Principles on High Speed Circuit Board Design	55
5.3 Electro-Optical Components and Transceiver Circuits Design	58
5.4 Single Channel Test at 100Mbps to 10Gbps.....	62
5.5 16-Channel System Packaging and Test.....	64
5.6 Summary	67
Chapter 6 Optical Bit-Interleaved Bus	68
6.1 Introduction	68
6.2 Design of Optical Bit-Interleaved Technology.....	69
6.3 Implementation and Experiments of Optical Bit-interleaved Technology	71
6.4 Discussion on Data Rate Limit.....	74
6.5 Summary	76
Chapter 7 Summary and Recommendations for Future Work.....	77
7.1 Summary	77
7.2 Recommendations for Future Work.....	79
Appendix.....	82
References.....	87
Vita	93

Chapter 1 Introduction

1.1 Overview of Information Technology and High Performance Computing

Computer technology has been developing very fast during the past 37 years since the birth of memory IC and first micro-processor Intel 4004. Gordon Moore's prediction that the number of transistors on an integrated circuit for minimum component cost doubles every 24 months [1] due to the technology progress has been valid throughout the years. The side effect of Moore's law is the improvement of CPU performance, contributed by the increase of clock rate and better architecture.




Fig. 1.1 Improvement of computer performance

Although one may think that current personal computer system can already satisfy most individual's computation needs, such as word processing, finance

arrangement or even video compression, there are applications that requires thousands of processors to work in parallel to accomplish one task. Therefore, high performance computing (HPC) systems or computer servers are designed to solve much larger problems such as weather forecasting, economic modeling, and scientific simulations, while using thousands of CPUs simultaneously and cooperatively. As shown in Fig. 1.2, the performance of supercomputer power also follows exponential growth.




Fig. 1.2 Exponential growth of supercomputer power

According to report of www.top500.net in year 2006, the world's fastest supercomputer IBM's Blue Gene supercomputer has now hit 367 teraflops using 131072 power 4+ processors and 32768GB memory. IBM, HP, SUN, and Dell are all actively developing most advanced hardware and software system for the HPC industry, which has \$9B market value and 24% to 30% growth each year. Nowadays, over 60% CPUs used in these systems were made by Intel and AMD's.

1.2 Interconnect: Bottleneck of Information Technology

In the year 2005 Intel cancelled 4GHz CPU production because of high power consumption and other great difficulties to improve the performance by just increasing the clock rate. The chipmakers found another way to continue the overall performance improvement. In the year 2006, Intel started selling their Quad-core processor Xeon 5300 which uses 4 CPU cores with 64 bit system bus and 2.33GHz clock rate.

The increase of core numbers and bit width continue to allow a CPU to process more information in a period of time so that it has more data to communicate with other CPU or storage devices. As more and more multi-core processors being employed, especially in high performance computing (HPC), the interconnect becomes a dominant factors that limits computer performance [2]. One aspect of the interconnect performance is the delay of the transmission, the other is the throughput. For off chip communication, the delay is determined by the distance and speed of light in the waveguide of transmission line, almost a constant. The throughput is limited for certain interconnect distance because loss increases as distance or bandwidth of electrical transmission lines increases. Losses degrade digital signal by reducing the amplitude, and slowing down the edges so that the receiver cannot recover the transmitted information without error. Fig. 1.3 shows that for high speed signal, electrical interconnect not only faces skin effect loss, but also encounters dielectric loss which starts to dominate for several gigahertz or above,.




Fig. 1.3 Frequency dependent loss for copper traces on PCB using FR4 [3]

The HPC system with interconnects which connects the thousands of processors must effectively deliver the data information according to the required bandwidth demands. It is shown in [4] that, optical fiber based 10Gigabit/s Ethernet (10GigE) has been widely used at the machine-to-machine level in HPC clusters and core network routers since it offers higher bandwidth with less power consumption, lower crosstalk, lower weight and smaller size. It is widely accepted, that over a certain bandwidth distance product [5], optical technology offers cheaper implementation. Table 1.1 shows the dielectric loss for several cables and compares the losses with optical fiber.

Table 1.1 Comparison of electrical interconnect losses and sizes

Name	Type	Loss (/meter)	Dielectric	Diameter (mm)
Ku-flex 402	Cable	2.1dB @ 18GHz	PTFE	4.06
RG178	cable	1.8dB @ 3GHz	PTFE	1.83
PCB trace	Circuit board	3.9dB @ 5Gbps	FR4	0.25
Fiber	Optical	0.0005dB @ 25THz		

With the advent and popularity of multi-core processors in the HPC market, the demand on transferring data among multiple processing units inside a HPC box will soon reach to a limit that conventional electrical interconnects become inadequate due to the well-known fundamental physical restrictions, including dielectric loss, electro-magnetic interference (EMI), system weight and size [6, 7]. Accordingly, an opportunity exists for the continuing exploitation of optical interconnects to complement or even replace the conventional electrical backplanes [8-11].

A backplane interconnects different boards with distance of several centimeters to around one meter. Originally, shared bus architecture was adopted for backplane interconnects due to its simplicity, shown in Fig. 1.4. It allows multiple boards to share the transmission medium and saves space. However, bus architecture has bandwidth limit which is inverse proportional to the length of the bus. The most advanced backplane bus can only allow 1.5Gbps [12].




Fig. 1.4 Illustration of electrical Bus

As the demand on transferring data among multiple processing units inside a computer box increasing rapidly due to more and more multi-core and 64bit processors used in HPC, the electrical backplane interconnects have abandoned bus architecture and adopted point-to-point architecture which in turn causes wiring

congestion crises and the difficulties to seat daughter boards onto backplane [3]. Diagram of switch based point-to-point interconnect is drawn in Fig. 1.5 to be compared with bus structure. All the signal from source board needs to go to a central switch fabric first, and then delivered to destination board.




Fig. 1.5 Diagram of switch based point-to-point interconnect

However, since all signals need to be connected to a central switch, which might be located in switching board, the switching board is congested with wires. It was reported that more than 10000 wires are required to be routed so that the board has to be built with at least 70 layers and caused a lot of trouble even to seat it onto the backplane [3]. Fig. 1.6 illustrates the trade-off of electrical bus and point-to-point interconnects.




Fig. 1.6 Trade off between point-to-point and bus interconnects

1.3 Benefits of Optical Interconnects

First, optical interconnect can bring the enormous bandwidth capacity to the circuit world. By converting high speed electrical signal to optical signal, the source board does not worry about the frequency dependent loss caused by the dielectric material FR4 and the skin effect. The optical loss is almost frequency independent for the small bandwidth range used for electronics. Therefore, optical interconnects are being actively investigated as a primary complement or even alternative to electrical interconnects with the purpose to prevent the projected bottleneck from throttling the data transfers at the board-to-board level.

Second, because light does not carry charge, there are no current-loop associated problems which haunt high speed electronic designers [13], while for electrical board, a current signal which does not go all the way back to the source will generate crosstalk or radiation. Also, optical interconnect, intrinsic immune to electromagnetic interference (EMI), is a good candidate for security communications. Much higher interconnection density can also be achieved by putting optical interconnect channels closer. Furthermore, the prominent progress in the fabrication of the two-dimensional (2-D) vertical-cavity surface-emitting laser (VCSEL) array devices and the 2-D photodiode array devices may relieve the pin-out problem for electrical interconnects.

Third, there is little transmission line effects for optical interconnects. On the high-speed board, transmission lines should be carefully terminated and impedance matched to prevent reflection, ringing effect, or even false functioning. However, it is not possible to match the impedance for electrical bus due to the need to fan-out. In contrast, optical interconnect most likely will use incoherent communication, so that the power of light will carry the electrical signal. Therefore, the reflection at the discontinued medium is lowered, for instance, to only 4% at glass-air interface. Even less power will be double reflected to interfere with the original signal.

Optical interconnect might penetrate into the computer box as interconnects with below one meter distance but very high speed data rate because the advantages offered by optical technologies. System requirements, including bandwidth, latency, fan-out quality, power consumption, heat dissipation, complexity, cost, reliability, and so on, are to be investigated at different hierarchical levels. Finally, the cost of the implementation should be reduced.

1.4 Review of Technologies for Optical Interconnects

Optical fiber communication enabled the global Internet because it provides enormous bandwidth and very low loss for long haul telecomm systems. It is observed that the number of connected computers have also gone through an exponential growth during late 90s in the last century. Now the pan Pacific Ocean fiber link can provide multi-Terahertz bandwidth so that the cost for inter-continent phone call is reduced to below one cent per minute.

The technology progress of the optical communication was based on the improvement of optical fiber, semiconductor lasers, semiconductor detectors, Erbium Doped Fiber Amplifiers (EDFA), multiple kinds of passive components and electronic driver circuits. Optical technology is ideal for high bandwidth communication because light as a carrier has frequency above 1.9×10^{14} Hz (1550nm), therefore, it can be used to carry signals with tremendous large bandwidth, such as 10^{13} Hz. Optical fiber is also ideal for long distance communication because the loss is as low as 0.2dB/km.

With these improvements, optical telecommunication technology was also brought into Metropolitan Area Network (MAN), Storage Area Network (SAN), and finally Local Area Network (LAN) where the bandwidth and distance product exceeds a certain limit. Beyond this limit, the optical implementation of the

communication network is cheaper than the electronic counterparts due to the electronic power consumption, crosstalk, impedance mismatch, skin effect, dielectric loss.

Because the low loss and high bandwidth of optical fiber link is almost distance independent compared to electrical cables and the drop of price, the optical technology are penetrating into the computer cabinet after its successful occupation of long distance, metropolitan, and local area network. In a foreseeable future, when the bandwidth and cost that optical technology provides finally meet the requirement of the ever increasing computer interconnect bandwidth demand, optical communication technology, which we call optical interconnect, will become a reality inside a computer box.

There is no doubt that optical interconnect can satisfy the ever increasing bandwidth demands inside the computer box. The question is how to reduce the manufacturing cost compared to the electrical counterpart. Different optical interconnect or hybrid technology innovations have been proposed targeting major interconnect hierarchical levels including backplane, board and on-chip.

Silicon Modulators

Having paved the way for world to operate digitally, silicon also can route or direct light because of its 1.1eV band gap and transparency at optical communication transmission. The potential to integrate photonic device with silicon circuits attracted researches to build low-cost and miniaturized interconnect devices [14-18]. CMOS compatible optical modulators operating at 10Gbps and above have been implemented in the past, using Mach-Zehnder Interferometer structure, as shown in Fig. 1.7.




Fig. 1.7 Diagram of silicon modulator using Mach-Zehnder interferometer

Using a standard 130nm SOI CMOS process, the optical module can be fabricated and integrated together with the CPU and modulator driver on same silicon chip. The diagram of the device's cross section is given in Fig. 1.8 by Luxtera.




Fig. 1.8 Conceptual cross section of CMOS photonics modulator

Luxtera's modulators use majority carrier density change caused by electric field to modulate the index of silicon waveguide, which in turn adds phase shift to the light. Light intensity will be modulated according to constructive or destructive interference

at the output port when light from two arms combines. According to [19], majority carrier based silicon optical MZI has better performance than minority or thermal based MZI, but needs longer waveguide because of low index change.

Photonic Crystal Modulator

Photonic crystal provides a promising platform to build ultra-compact modulators [20] because of its much slower group velocity than that in the conventional waveguides [21]. Thermal and electrical modulators were demonstrated with significant reduction in size and power consumption using MZI [22, 23]. Data rate of up to 1Gbps was achieved using only 80 μ m long waveguide, much shorter than conventional silicon modulators. Fig. 1.9 shows the photograph of a working device with periodical air holes in the silicon waveguide as cladding layer for group velocity enhancement.




Fig. 1.9 (a) Microscopic photo of the Thermal Optic MZI; (b) Scanning electron microscope (SEM) image of a PCW at the 45° viewing angle

VCSEL

Interconnect pin-out problem may be relieved because by using Vertical Cavity Surface Emitting Laser (VCSEL) diodes because they can be fabricated in 1-D and

2-D arrays with 250 μ m pitch so that the channel density can be greatly improved [24]. Fig. 1.10 compares the differences of edge emitting laser and VCSEL.




Fig 1.10 Semiconductor laser diode structure (a) VCSEL (b) edge emitting laser

Also, VCSEL can be directly modulated with low-threshold around 1 to 3mA [25]. Output power of VCSEL is usually in the order of 2mW but up to 40mW can be achieved for special purposes [26]. The output of a VCSEL has much smaller beam divergence than an edge-emitting laser, and more importantly, is circular symmetric, which largely eases the integration of a VCSEL array device with a microlens array to further reduce the beam divergence [27]. Meanwhile, the individual cost per VCSEL is considerably reduced through wafer-scale fabrication and on-wafer testing. With these desirable features, the VCSEL technology has been credited as a key enabling solution to the high-performance board-to-board interconnects.

Embedded Waveguide for Optical PCB

Polymer waveguide can be fully embedded inside circuit board, covering all optical details and removing interface problems from electrical circuit designers [5].

Up to 50cm long hard molded and soft molded multi-mode waveguides are demonstrated with up to 150Gbps for single channel [28, 29]. The loss, determined by the material and the process, can be improved to below than 0.2dB/cm. However, such loss is uniform among all frequency components of the carried electrical signal, and therefore, does not cause signal deformation. The width of the waveguide can be 15 μ m to 50 μ m for multi-mode applications. Fig. 1.11 shows the schematic diagram of the embedded waveguide for optical PCB. In the implementation, both 45° degree mirror and holographic grating couplers were used [5].






Fig. 1.11 Diagram of the embedded waveguide for optical PCB

Holographic Lens

If VCSELs are to be used with embedded waveguides, the light emitted needs to be deflect from up-down direction to horizontal direction shown in Fig. 1.12 [5]. 45° mirror and holographic lenses are two methods to achieve such goal.



(a)



(b)

Fig. 1.12 Holographic lens is used to couple light into waveguide

Diameter of the waveguide will be small to maintain single mode operation, especially for silicon waveguides. Holographic lens is also used by Luxtera [17] to relieve the difficulty to couple light into their silicon modulator chip with $0.5\mu\text{m}$ wide waveguide, shown in Fig. 1.13.




Fig. 1.13 Photograph of holographic lens by Luxtera

Detector

Due to low absorption coefficient of silicon at telecommunication wavelength $1.3\mu\text{m}$ to $1.55\mu\text{m}$ [30], shown in Fig. 1.14, high speed III/V photodetectors are usually used, and can be heterogeneous integrated with silicon circuits [17].




Fig. 1.14 Absorption coefficients for various materials

40GHz Silicon Germanium photodetector allows integration with silicon circuits with a thin lattice match layer [31]. At 850nm, silicon detector can achieve up to 11Ghz bandwidth to pair up with 850nm VCSEL [32]. Fig.1.15 shows that due to absorption coefficient, the required optical power for certain bit-error-rate of silicon detector is way beyond that of III/V detectors.




Fig. 1.15 Bit-error-rate versus different optical power for (a) silicon detector (b) III/V detector heterogeneous integrated by Luxtera on their optical chip

1.5 Related Optical Interconnect Prototypes

Most approaches based on optical waveguide or free space interconnects provide only point-to-point interconnects. For the data transfers between a pair of daughter boards that are not directly connected by optical waveguides, signal switching is required. From the architecture point of view, this topological does not alleviate the wiring congestion problem in electrical backplanes [3] and restricts the overall gain obtained by utilizing optical interconnects.

Optical bus using hologram film to re-direct light was demonstrated for backplane application. Fig. 1.16 shows that the light signal emitted by LD is diffracted by hologram film into a glass substrate. The light will be total internal reflected (TIR) by the air-glass boundary until it reaches another hologram film. Using mirrored fringe pattern, the film for receiver side will couple a portion of light out while the rest of the optical signal could continue to travel and reach other boards. Using such approach, a broadcast network could be built to allow all boards communicate to each other by sharing the glass substrate and hologram films [33]. The bandwidth capacity

per substrate-guided optical interconnection line was experimentally characterized to be approximately 2.5THz [34]. It was pointed out that optical interconnects possess potential advantage to avoid wiring congestion by using high speed bus to allow multiple boards to share transmission channels [35].




Fig. 1.16 Substrate-guided optical interconnects

However, it is not desired to implement directly connection network among any of the two boards due to large variations of delivered optical signal power [36, 37]. With certain detector sensitivity, it is difficult to detect signal with low optical power. None of the optical shared bus architectures previously proposed by could successfully manage uniformity issue except the centralized architecture [38, 39].

The “single channel” centralized architecture actually uses two communication channels, one for upward transmission to a center slot, one for downward broadcast from center slot to all daughter boards [39]. By adjusting the ratio of fan-out power at each upload or download device, uniform upward and downward optical power delivery can be achieved. Fig. 1.17 shows a scheme that the ratio of fan-out for each daughter board is inverse proportional to its sequence number for equalized power to be delivered to different boards or from different boards to center boards.

- ◆ With the extensive investigation through theoretical simulation and experimental result, angular bandwidth and wavelength bandwidth have been determined for alignment tolerance analysis.
- ◆ Loss and crosstalk properties have been characterized to identify the data rate limit and packing density. Theoretical bandwidth limit in wavelength domain was determined using diffractive optics and dispersion calculation.
- ◆ A new optical interconnect architecture, bit-interleaved shared bus is introduced. This innovative system utilizes the beneficial physical characteristics of optics to allow distributed serialization to be realized for high speed signal generation. This significant merit can substantially improve system security and reliability.
- ◆ A systematic recording scheme is developed to assure the uniformity and high efficiency of the fabricated waveguide holograms.
- ◆ A computer system with three boards and sixteen pairs of transmission channels were completely implemented and tested successfully.

1.6 Dissertation outline

In Chapter 2, the strategy to investigate innovations and implementation feasibility of optical bus using centralized architecture is addressed.

In Chapter 3, optical bandwidth and alignment tolerance are analyzed using diffractive optics.

In Chapter 4, the detailed procedure of implementing the optical interconnect layer specified in optical centralized shared bus architecture is presented.

In Chapter 5, the implementation and the high-speed performance characterization of the electro-optical interface modules are described for sixteen channel optical bus demonstrator.

In Chapter 6, innovative optical bit-interleaved technology is introduced and analyzed for its advantage of secure and more reliable distributed processing ability.

Finally, in Chapter 7, a summary of this dissertation is given, and the future directions of the research that targets at eliminating the potential bottleneck at the board-to-board hierarchical level are suggested.

Chapter 2 Research Strategy

2.1 PCI over Optical Backplane Bus Demonstration

Based on the centralized architecture using hologram gratings, optical backplane bus can deliver equalized power to receivers on different boards so that difficulty to find detector with large dynamic range is eliminated for implementation. A tentative test using PCI bus over optical interconnects is carried on to demonstrate feasibility of using optical technology for bus interconnects [40] to connect shared memory processors. In Fig. 2.1, a single board computer (SBC), a Gigabit Ethernet network interface card (NIC) and a PCI memory module are attached to the PCI bus in an industry PC system which runs Linux OS.




Fig. 2.1 Diagram of the PCI over optical interconnect

Fig. 2.2 shows a system set up for the experiment. In order for the signal to go through optical bus, an interface card was designed to incorporate laser driver, VCSEL, detector, and TIA chips. The circuit will convert PCI signal with TTL logic to high speed PECL signal and forward to a 1.25G VCSEL driver. The optical signal delivered through hologram will be detected and convert back to TTL logic using a

200Mbps TIA.




Fig. 2.2 Experimental setup for the PCI over optical interconnect

For convenience, the converter board is attached to the bottom side of the electrical backplane board and electrical wire is connected to one of I/O pin of the PCI socket. Logic modules are designed to translate the PCI protocol to decide when to transmit and when to receive. After dragging files over a remote folder, the oscilloscope displays logic signal shown in Fig. 2.3 from the transmitter PCI network card on channel C1 and the same signal that goes through optical backplane on channel C2. The data rate for the transmission test is 33Mbps which is limited by the standard PCI protocols.




Fig. 2.3 Oscilloscope display comparing the original signal and that goes through optical bus

2.2 Research Directions

The experiment of PCI over optical backplane shows the feasibility of using optical interconnects to deliver information for electrical boards through hologram based optical bus. However, single channel demonstration is not enough to prove the advantages of using optical technology for backplane applications. Also, during the implementation of the PCI over optical backplane bus demonstrators, it is observed that there are alignment and packaging difficulties even for the single channel. It is wise to first investigate the optical characteristics of the hologram so that the alignment tolerance and crosstalk can be analyzed theoretically to guide the design and implementation of the multi-channel system.


The second concern is the data rate of the demonstrator which is limited by the PCI standard. The bandwidth limit of the hologram based optical backplane bus was determined to be 2.5THz experimentally [34]. Theoretical study could be done to find out support of such huge bandwidth from simulations. However, as pointed out by several reviewers, although optical interconnect might provide bandwidth advantages, it is useless since the computer CPU or memory modules are not

working that fast [3]. It is another purpose to find an innovative architecture so that the high throughput of the optical backplane is not hindered by the low speed electronic devices.

2.3 Layers of Computing System using Optical Backplane Bus

From the PCI over optical interconnect test, one can clearly identify that there are at least three major layers in the computer system that uses optical interconnect. Beside the optical layer which includes the glass substrate, the hologram grating and the transceivers, and the top logic layer consists of CPU, memory boards and other logic components, there is an electro-optical converter layer in between to allow a transition with transparent protocol illustrated in Fig. 2.4.

The electro-optical converter layer interacts tightly with the optical layer because it directly controls the transmission of light. The signal between the electro-optical converter layer and the optical layer is usually current signal instead of voltage signal. On the contrary, the interface between top layer and electro-optical converter layer can use voltage signal or current signal, which gives a freedom in defining the protocol. Current Mode Logic is accepted as preferred protocol because it uses small voltage signal standard and doesn't require termination networks.



The benefit of the layering is that the top logic layer and bottom optical layer can be designed and implemented independently at current research stage. However, in the future, it will be possible that at least the electro-optical converters can be integrated into CMOS circuit or CMOS/BiCMOS circuits. Even if silicon laser is not realistic in the near future, silicon modulator can be integrated with the driver circuit and reduce system and packaging cost.

Chapter 3 Bandwidth Analysis of Optical Layer in Optical Backplane Bus

3.1 Introduction to Optical Layer Configuration

As shown in Fig. 1.16 and Fig. 1.17, hologram film at the top surface of glass substrate works as the optical fan-in/fan-out devices so that the light signal from one board could be delivered to other boards. Fig 3.1 illustrates the diagram of the diffraction of light in the hologram film. If the diffractive angle of the light is greater than 42° (For glass, $n=1.5$) which is the critical angle of the glass-air interface for Total Internal Reflection (TIR), the light can propagate along the waveguide without leak of power at the glass-air boundary until it meets another hologram film.




Fig. 3.1 Illustration of the diffraction of light in the hologram film

For an optical backplane bus system, the most important factors that ensure the high speed data delivery are the received optical power and crosstalk. Therefore, the fundamental theory of the diffractive optics needs to be invested first to ensure uniform and sufficient power delivery and low crosstalk. Although different forms of rigorous theories can provide exact

formulations [41, 42], an approximate theory, the Kogelnik's theory [42], is widely used because it allows analytical form of solution to be obtained.

3.2 Kogelnik's Theory

In the Fig. 3.2 that illustrates the beam directions when diffraction occurs in hologram grating. The angle from surface normal to the incident light is θ' , and the angle from surface normal to the grating vector \mathbf{K} is ϕ . The propagation constant of the incident light is $\beta=2\pi n/\lambda$ in which λ is the wavelength of the light in free space.




Fig. 3.2 Illustration of the geometry in the diffraction

According to Kogelnik's theory [42], the diffraction efficiency and diffractive angle can be calculated using formula 3-(1) to 3-(8):

$$c_s = \cos \theta - \frac{K}{\beta} \cos \phi \quad (3.1)$$

$$c_R = \cos \theta \quad (3.2)$$

$$\vartheta = K \cos(\phi - \theta) - \frac{\lambda K^2}{4\pi n} \quad (3.3)$$

$$\xi = \vartheta d / 2c_s \quad (3.4)$$

$$v = \frac{\pi n_1 d}{\lambda \sqrt{c_R c_S}} (\vec{r} \cdot \vec{s}) \quad (3.5)$$

$$(\vec{r} \cdot \vec{s}) = \begin{cases} 1 & \text{TE} \\ \cos(\phi - \theta) & \text{TM} \end{cases} \quad (3.6)$$

$$\eta = \frac{\sin^2 \sqrt{v^2 + \xi^2}}{1 + \frac{\xi^2}{v^2}} \quad (3.7)$$

$$n_3 \sin \theta'' = n_1 \sin \theta' - \frac{\lambda}{\Lambda} \sin \phi \quad (3.8)$$

In the formulas (3.1) to (3.7), \mathbf{K} , the grating vector, is equal to $2\pi/\Lambda$ in which Λ is the grating pitch; θ is the incident angle of the light inside the grating medium; d is the thickness of the grating film; n is the average refractive index of the film and n_1 is the index modulation depth of the grating. Formula (3.8), derived rigorously, describes how the first order diffractive angle (θ'' , in the glass substrate) changes according to incident angle, the grating orientation, grating pitch and the wavelength of light.

There are some assumptions in Kogelnik's theory for (3.1) to (3.7), including but not limited to: the spatial modulation of the refractive index and the absorption constant is of a sinusoidal form; light incidence is at or near the Bragg angle and only the diffraction orders that obey the Bragg condition at least approximately are retained in the analysis; there is only a slow energy exchange between the retained two coupled waves so that a first-order approximation that eliminates all second derivatives of the field amplitudes from the coupled-wave equations is accurate enough.

The criteria of Bragg regime and off-Bragg regime given in [43] is verified in all calculations outputs generated by the simulation program listed in Appendix. The maximum diffraction occurs when the incident light wave vector, the diffracted light

wave vector, and the grating vector form a triangle, which is equivalent to

$$K=2\beta\cos(\phi-\theta) \quad (3.9)$$

3.3 Angular Bandwidth Analysis using Kogelnik's Theory

According to the formulas (3.1) to (3.7), the curves of diffractive efficiency versus incident angle with different hologram parameters are drawn in Fig. 3.3 to illustrate the general information about angular bandwidth of the diffraction.




Fig. 3.3 Comparison of acceptance angle range for different hologram thickness

In the simulation, $\Delta n=0.01$ was used for thickness $d=20\mu\text{m}$, while for other thicknesses, the index modulations were inverse proportional to the thickness in order to achieve same diffraction efficiency maximum due to following reasons: at Bragg condition, the variable ϑ and ξ equals to zero so that the formula (3.7) evolves into $\eta=\sin^2 v$ which is the maximum value using mathematic deduction; therefore, the product of n_1 and d is proportional to v which is exact $\sin^{-1}(\eta)$.

Table 3.1 Comparison of Angular Bandwidth for Diffractive Efficiency

Thickness (μm)	Index modulation depth	Maximum Efficiency	Angular Bandwidth (°)
5	0.04	36%	5.6
10	0.02	36%	2.8
20	0.01	36%	1.4
200	0.001	36%	0.14
20	0.018 (1550nm)	34%	2.8
20	0.01 (1550nm)	4.6%	2.8

In the calculations, diffractions of hologram films with thickness from 5μm to 200μm are compared, showing that the thicker the film, the smaller the acceptance angle range. An analytical solution based on approximations using Kogelnik's theory can be used to calculate for the angular bandwidth.

Using formula (7), $\eta = \sin^2 \nu$ for $\xi=0$, which can be proved to be the maximum efficiency for a grating with certain thickness and modulation depth because:

$$\eta(\nu, \xi) = \frac{\sin^2 \sqrt{\nu^2 + \xi^2}}{1 + \frac{\xi^2}{\nu^2}} < \frac{\sin^2 \sqrt{\nu^2 + 0}}{1 + 0} \Leftrightarrow \frac{\sin^2 \sqrt{\nu^2 + \xi^2}}{\nu^2 + \xi^2} < \frac{\sin^2 \sqrt{\nu^2}}{\nu^2} \quad (3.10)$$

The right inequality in (3.10) is valid because $\text{sinc}^2(x)$ function decreases with the increasing of x . It also can be found that the $\xi_{3\text{dB}}$ which makes $\eta(\nu, \xi)$ drop by half from $\eta(\nu, 0)$, the maximum efficiency is dependent on η_{max} as shown in Fig. 3.4.




Fig. 3.4 Relation of η_{\max} and ξ_{3dB}

When the incident light is with designed wavelength and designed incident angle for the hologram film, variable ϑ should be zero so that ξ is also zero, for the efficiency η to be maximized. If ξ is deviated from 0, the variation of ξ can be approximated using first order derivatives as:

$$\partial \vartheta = \partial K \cos(\phi - \theta) = K \sin(\phi - \theta) d\theta \quad (3.11)$$

Therefore the 3dB angular bandwidth $\partial \theta$ around 0° incident angle can be derived according to:

$$\xi_{3dB} = \frac{\vartheta d}{2c_s} = \frac{d \cdot K \sin(\phi - \theta) \cdot \partial \theta}{2c_s} \quad (3.12)$$

As a result, the angular bandwidth is inverse proportional to the thickness of the hologram film, and therefore excluding the use of ultra thick ($\sim 100\mu\text{m}$) hologram film to be used in the optical backplane project due to difficulty to align.

If operation wavelength is changed, the angular bandwidth might change because the grating vector K changes with design wavelength. Usually the index modulation depth is not related to the operation wavelength, but dependent only on the recording beam. So, if index modulation depth is a constant, for a certain maximum efficiency, the thickness of the grating needs to be adjusted for different wavelength according to formula (3.13) for 0° incident angle:

$$\eta = \sin^2(\nu) = \sin^2\left(\frac{\pi n_1 d}{\lambda \sqrt{c_R c_S}}\right) \quad (3.13)$$

It can be found that the thickness is proportional to the operating wavelength if n_1 is a constant, and therefore, the 3dB angular bandwidth will not change for different design wavelength according to (3.12). However, the desired diffractive efficiency will be always 100%, so that the thickness of grating for longer wavelength may be reduced instead of index modulation depth. This results in a wider acceptance angle for longer operation wavelength. A 1550nm grating with $n_1=0.017$ and $d=20\mu\text{m}$ gives an angular bandwidth of 2.7° instead of 1.4° . The expansion ratio of the angular tolerance is proportional to the increase of the operating wavelength. However, as shown in Fig. 3.5, if the thickness for 1550nm operation is increased proportionally to the wavelength, the curve of the $\theta_{3\text{dB}}$ versus maximum efficiency overlaps with that for 850nm. This result shows that: the effect of reducing the maximum efficiency to enlarge the angular tolerance is limited; however, if thickness of grating can be reduced using higher index modulation depth, the tolerance can be greatly improved.




Fig. 3.5 Relation of η_{\max} and $\theta_{3\text{dB}}$ for a pair of hologram films: only depends on the ratio of wavelength to grating thickness

3.4 Wavelength Bandwidth Analysis using Kogelnik's Theory

Several parameters that influence the ultimate bandwidth in polymer grating based optical backplane have been mentioned in reference [35]. For diffractions at design wavelength, variable c_R and c_S are constant in (3.13). If ν is equal to $\pi/2$, the diffractive efficiency will reach 100%, while according to formula (3.5) the product of $n_1 d$ should equal to $\lambda \sqrt{c_R c_S} / 2$ for TE mode. After applying (3.1) and (3.2), we can derive that the product of film thickness and the index modulation for diffractive efficiency to be 100% should satisfy

$$n_1 d = \frac{\lambda}{2} \sqrt{\cos(\pi - 2\phi + \theta) \cos \theta} = \frac{\lambda}{2} \sqrt{\frac{\cos(\pi - 2\phi) + \cos(\pi - 2\phi + 2\theta)}{2}} \quad (3.14)$$

For $\lambda=850\text{nm}$, $\theta=0^\circ$ and $\phi=67.5^\circ$, the product of n_1 and d equals to $0.3574\mu\text{m}$. This result was used in the simulation programs to ensure 100% maximum

efficiency to be obtained. For wavelength greater than 850nm, either index modulation depth or the grating thickness needs to increase so that the diffractive efficiency could still reach 100%, otherwise, the maximum efficiency with same index modulation depth and grating thickness will reduce as wavelength increases, shown in Fig. 3.6.




Fig 3.6 Wavelength Bandwidth for hologram grating with 20μm thickness but different design wavelengths

Similar to the deduction for formula (3.11) and (3.12), the small variation of variable ξ can be estimated according to:

$$\partial \vartheta = \frac{\partial \lambda K^2}{4\pi n} \quad (3.15)$$

$$\xi_{3dB-\pi/2} = \frac{\vartheta d}{2c_s} = \frac{\partial \lambda K^2 d}{8\pi n c_s} \quad (3.16)$$

From formula (3.16), the 3dB wavelength bandwidth is also inverse proportional to the thickness of the grating, but also dependent on the design squared of wavelength through variable K . The optical bandwidths of the holograms are

drawn in Fig. 3.7 showing different bandwidth and maximum diffractive efficiency at different operation wavelengths.




Fig. 3.7 Relation of η_{\max} and $\lambda_{3\text{dB}}$ (nm) with first order approximation: only depends on the ratio of wavelength squared to grating thickness

Fig. 3.8(a) shows the transmission through a pair of $20\mu\text{m}$ thick hologram gratings for 850nm wavelength vicinity for which Vertical Cavity Surface Emitting Lasers (VCSEL) and photo detector are commercial available. One step of the calculation is to pre-calculate the incident angle for the fan-out coupling because the wavelength deviation causes diffractive angle to change according to formula (3.8). Fig. 3.8(b) shows that for an input beam with 0° incident angle but a wavelength other than the 850nm design wavelength, the diffractive angle will be different with 45° .

The wavelength bandwidth is calculated to be 36nm for TE mode coupling through a pair of hologram film with mirrored fringe patterns illustrated in Fig. 3.1 for 850nm operation. The 3-dB fan-in bandwidth for 0° incident angle is around 45nm ,

and the bandwidth for 45° fan-out process is around 62nm.




Fig. 3.8 (a) Diffraction efficiency versus wavelength for TE mode: dotted line is for light with 0° incident angle, dashed line is for light with 45° incident angle and solid line for a light beam to go through a pair of hologram grating; (b) diffractive angle versus wavelength deviation for TE mode: dotted line for a scenario with 0° incident angle and dashed line for 45° incident angle.

3.5 Polarization Concern

The fan-in diffraction efficiency versus incident angle is plot in Fig. 3.9 to show the angular dependency of TE and TM mode. From the calculation, the maximum efficiency of TM mode is only 82% while it is 100% for TE mode with same index modulation depth. However, the normalized TM efficiency curve almost overlaps with the TE fan-in curve, as illustrated in Fig. 3.9, which means the TM mode diffractive efficiency is almost proportional to that of TE mode for different incident angle. According to this result, instead of using both TE and TM formulas, we use TE mode only in all calculations and it is accurate enough for angular bandwidth. However, the fan-in and fan-out efficiency will not reach 100% if the laser light has both TE and TM mode. In the worst case, the laser output consists equal amount of TE and TM power, the final throughput efficiency will be $(100\% \times 100\% + 82\% \times 82\%) / (100\% + 100\%) = 83\%$. Fig. 3.9 also shows that the fan-in angular bandwidth of 0°

incident angle is around 2° and it's 2.8° for fan-out, both in the film. The throughput angular bandwidth is 1.4° in the hologram and glass medium and it is equivalent to 2° in the air.




Fig. 3.9 Diffraction efficiency versus input angle for TE and TM mode: the solid line shows TM mode which is almost proportional to TE mode in dotted line. The dashed line shows the diffractive efficiency versus deviation of incident angle around 45° .

3.6 Dispersion Analysis

The calculated 36nm bandwidth of the hologram grating is equivalent to around 15THz using $df=f d\lambda/\lambda$. However, the dispersion effect of the backplane was not fully investigated previously in [34], where the experiment of single channel maximum bandwidth was carried out.

Using same experiment setup as illustrated in Fig. 3.1, a mode lock femto-second laser pulse is transmitted and coupled into and out of a pair of hologram grating. Collimator lenses are used to collect light beam and Fast Fourier Transform (FFT) was performed on the output light signal and compared with the original signal to determine the RF bandwidth to be 2.5THz.

A theoretical calculation can be pursued based on the formula (3.8) to describe

the dispersion effect. As shown in Fig. 3.10, the femto-second single incident beam contains multiple wavelength components, which are diffracted by the same grating with different angles and efficiencies. The diffracted light beams propagate along the waveguide and meet the hologram with mirrored pattern at different fan-out spots. After collected by a lens, the short pulse at the receiver is broadened due to the different optical path length.




Fig. 3.10 Illustration of dispersion effect for RF bandwidth analysis

The wavelength bandwidth of the 150fs short pulse can be estimated according to $d\lambda = \lambda df / f = 14.45\text{nm}$. Based on Fourier transform, the Gaussian pulse with 150fs duration possesses a 10.04nm bandwidth which is more accurate.

Using formula (3.8), the diffractive angle and time delay difference can be calculated and plotted in Fig. 3.11.




Fig. 3.11 Time delay difference for wavelength components in a short pulse: 5.08cm lateral distance assumed.

The time delay can be described in a linear form of $t=D_1 \cdot d\lambda$ in which D_1 in the context of the simulation is approximately 3ps/10nm. On the one hand, larger RF bandwidth entails smaller time delay and smaller wavelength bandwidth. On the other hand, larger RF bandwidth entails larger wavelength bandwidth due to $df=f \cdot d\lambda/\lambda$ so that $d\lambda_{\min}=\lambda \cdot df/f$ and $d\lambda_{\max}=t/D_1$. From the two equations, we can derive that the optimized $d\lambda$ is approximately 2.8nm and the pulse expansion is around 0.7ps. This indicates Terahertz bandwidth of a single channel for hologram based optical backplane from dispersion concern.

Chapter 4 Implementation of Optical Layer

4.1 Introduction of Hologram Film Fabrication

A 532nm Verdi laser shown in Fig. 4.1 was used to generate in the photopolymer films the desired fringe patterns, which can diffract light for backplane fan-in and fan-out. The recording light was split by beam splitter and collimated by two spherical lenses so the two arms of recording beam can interference in the film put on the recording stage. By rotating a half-wave plate, one of the recording beams can be adjusted to reduce the power so that the electric field of the two arms of beams inside the film can be equalized.




Fig. 4.1 Experimental setup for fabrication of the hologram film

A cross-section view of the setup in Fig. 4.2 shows the angular orientation of the two beams relative to the hologram film which determines the pitch and orientation of

the fringe pattern. The angle α between the two beams is the difference of the incident angles of each beam inside film, which are, θ_1 and θ_2 . It can be shown in mathematics calculation that the orientation angle of the fringe pattern is $(\theta_1 + \theta_2)/2$, and the pitch Λ of the pattern satisfies $\lambda_r = 2n_r \Lambda \sin \alpha$, in which, λ_r is the recording beam wavelength, 532nm.




Fig. 4.2 Cross-section illustration of the hologram fabrication using two-beam interference

4.2 Balancing the Power of the Recording Beams

From the experiment, the index modulation can be monitored in real time by reading the reduction of the transmission of probing beam at 850nm vicinity. After an exposure time of several minutes, the monomers in the photo-sensitive polymer film will become to polymer in brighter region and continue to drift to brighter region from darker region to balance the distribution of monomer and therefore change the refractive index [44, 45]. Best contrast between the bright region and dark region can

be achieved by balancing the electric field of the two interference beams inside the film material [45].

There are two factors that might be concerned: first, the two beams have two different incident angles which determine the transmission of the two beams into the hologram film; second, it seems that the original power of the beams should be adjusted according to their orientation to the film because only a fraction of the power goes into the film.

In reality, only the first concern which is related to Fresnel's equation described in (4.1) for TE mode is relevant:

$$T_{\perp} = 2 \sin \theta_t \cos \theta_i / \sin(\theta_t + \theta_i). \quad (4.1)$$

in which, θ_t is the refractive angle, θ_i is the incident angle, and T is the transmittance of the electric field. Due to the transmission difference, the smaller the incident angle, the larger the transmittance should be. Therefore, the beam which has a smaller incident angle should be




Fig. 4.3 Illustration of the Fresnel refraction and reflection formula

The perfect recording condition can be achieved by equalizing the intensity of the two beams inside the hologram film. The intensity of a light beam is proportional to the square of the electric field amplitude $|E|^2$.




Fig. 4.4 Illustration of the power adjustment to equalize the recording beam

In order for the two beams electric field inside the hologram as shown in Fig. 4.4 to be equalized, the incident beam intensity should follow equation (4.2).

$$|E_{1t}| = |E_{2t}| \Leftrightarrow t_1 E_{1i} = t_2 E_{2i} \quad (4.2)$$

Therefore, we get:

$$I_{1i}/I_{2i} = |E_{1t}|^2/|E_{2t}|^2 = t_2^2/t_1^2 \quad (4.3)$$

which means the intensity ratio of the two incident beam should be described by equation (4.4)

$$\frac{I_1}{I_2} = \frac{T_2^2}{T_1^2} = \left[\frac{\sin \theta_{i2} \cos \theta_{i2}}{\sin(\theta_{i2} + \theta_{i2})} \cdot \frac{\sin(\theta_{i1} + \theta_{i1})}{\sin \theta_{i1} \cos \theta_{i1}} \right]^2 \quad (4.4)$$

Using the formulas in section 4.1, the parameters of the two incident beams can be obtained as in Table 4.1:

Table 4.1 Parameters of the recording beam for the photosensitive polymer hologram using 532nm recording beam for 840nm operation

Beam	incident angle	Power adjustment
1	13.167°	Reduce to 23%
2	63.99°	Keep

The hologram recording parameters are calculated for 840nm operation because the laser used for probing as shown in Fig. 4.5 emits 840nm light, while it is easy to

acquire lasers with any wavelength within 830nm to 860nm. A film of 3cm wide and 5cm long were put on the glass substrate as shown in Fig. 4.5 and Fig. 4.6. The recording takes about 1 to 3 minutes for the diffractive efficiency to rise to desired value.




Fig. 4.5 Real time monitoring and the hologram film recording




Fig. 4.6 Three pieces of hologram film recorded on the 1.5cm thick substrate

4.3 Measurement of Uniformity

Since in related works, only small piece of hologram were tested, it is necessary

to test the uniformity of the large area film for multi-channel purpose. The film divergence angle of recording beam is measured to be less than 0.05° and power density profile has a 2.5cm 3dB radius. Efforts have been made to overlap the centers of the two beams on the hologram film to be recorded.

A glass substrate with a parallelism of less than 0.1° was selected so that the accumulated incident angle errors for the daughter boards are less than 0.2° , 0.4° , and 0.8° for each board. The diffraction efficiency penalty would be greater than 3dB, according to the analysis in Chapter 3 for the third board if the parallelism of the glass is greater than 0.1° .

After exposure under the 532nm laser beams for about 1 minute, the index modulation reached to the desired value. A comparison of the normalized diffraction efficiency of the hologram from theoretical calculation and from experimental measurement is shown in Fig. 4.7. The 4° angular range between the first two minimums in our simulation for a $20\mu\text{m}$ thick hologram agrees reasonably well with the experimental measurement.




Fig. 4.7 Calculated and measured diffraction efficiency [46]

For an optical beam to be fanned in or fanned out by a PVG with maximum efficiency, the incident angle has to satisfy the Bragg condition, and we call it Bragg incident angle. The fan-out hologram should have a mirrored fringe pattern in reference to the fan-in hologram as shown in Fig. 4.8. We can see that if there is no need to broadcast data to two opposite directions, the beam emitted from the transmitter board could be aligned to match the non-zero Bragg incident angle to achieve maximum efficiency.




Fig. 4.8 Illustration of the necessity that the incident angle for Bragg condition has to be perfectly aligned

But in the centralized architecture, for the central distributor board to deliver balanced optical signal to both sides, the desired incident angle at the central hologram film should be precisely controlled to be 0° , otherwise, the limited index modulation is wasted due to insufficient diffraction efficiency.

The fabrication system was aligned so that the Bragg incident angle was maintained below 0.1° . The deviation of the Bragg condition of the incident angle along the x direction in a range of 2.5cm was also measured, as shown in Fig. 4.9. By moving the recording stage, the probing beam can incident from different spot on the film and therefore, the diffraction efficiency on different spots can be monitored by detecting the power of diffracted light. The fact that measured η - θ_0 curves almost overlap implies that the recording beams were well collimated and the exposure was reasonably uniform all over the 3cm \times 5cm area.





Fig. 4.9 (a) Diagram of the experimental setup to measure the uniformity of the hologram film; (b) Measurement of incident angle deviation along horizontal direction

4.4 Mechanical Design and Packaging of Multi-channel Optical Layer

The optical layer designed and implemented can be used with different optical-electrical interface layer for different kind of applications. Therefore, the design and analysis principles are universal. Here, a detail design plan is executed to build the 16-channel optical bus demonstrator.

The thickness of the glass substrate is 1.5cm so that the distance of two adjacent

slots of the system using optical bus is 3cm. The glass substrate has a width of 5cm so that the hologram for each slot is 3cm×5cm. A packaged VCSEL has a diameter of 4.7mm, and a dome lens has a similar order of magnitude of diameter. Therefore, in the system design shown in Fig. 4.10, a channel pitch of 5.5mm is selected to accommodate as many as transceivers possible within the 3×5cm² area. A holding plate is therefore designed and fabricated to hold each individual transceiver. An interleaved packaging scheme allows the distance between adjacent transmitters to be enlarged, so that the crosstalk could be minimized.




Fig. 4.10 Design of the packaging scheme: (a) interleaved packaging scheme; (b) packaging plate.

A metal holding case shown in Fig. 4.11 is fabricated for housing the glass substrate. The glass substrate and the metal plates are fixed related to the holding case.




Fig. 4.11 Photographs of the fabricated metal case for the optical backplane.

All together, there are 48 VCSELs selected with wavelength within 838 to 842nm range to be packaged into the system, because the grating is recorded using 840nm probing beam. The photo of the system with only the central slot packaged is shown in Fig. 4.12 to show the 16-channel fan-out spots. Four circuit boards are controlling the VCSELs with equalized DC current emit equalized power, and then the power delivered to each channel is recorded. The measured result shows that there is around 3dB variation. The variation can be caused by variations of: hologram efficiency, VCSEL power-current characteristics, VCSEL wavelength, and VCSEL and detector orientation. However, 3dB is a very good result according to future analysis of the bandwidth performance of a real system.




Fig. 4.12 Photo of the fan-out beam spot of the 16-channel system

4.5 Alignment Tolerance Analysis

The property of the driving current versus output power of the laser diode is considered as optical-electrical interface, and will be discussed in Chapter 5. However,

the output beam profile of the laser is related to the alignment and diffractive efficiency, and is discussed in this section.

Ordinary laser output is deemed as a divergent beam with a Gaussian profile. The divergence angle is inverse proportional to the beam waist which equals to the size of the laser output window. A semiconductor laser for communication purpose usually has an output window size of $10\mu\text{m}$ to $20\mu\text{m}$, which gives a divergence angle of around 17° . This is well beyond the angular tolerance range of the hologram film. Therefore, a collimation system has to be utilized to reduce the divergence angle.

For demonstration purposes, two kinds of collimation have been used in the optical backplane bus systems. One is commercially available collimators with fiber connectors to interface with connectorized transceivers. Another is to use transceivers packaged with dome lenses. The first approach is more expensive, for example, each set of collimator is about \$100, but gives freedom to the choice of transceivers; the second approach is cheaper, but not all kind of transceivers are available with dome lens.

The divergence angle for collimator output beam is about 0.5° for use with multimode fiber, and 0.2° for use with single mode fiber, while the divergence angle for dome lens is about 2° . Larger dome lens divergence angle will cause extra loss because the hologram grating gives less efficiency for large incident angle, but makes the alignment easier also because of the larger divergence. Therefore, it is desirable to have a thinner hologram film because angular bandwidth is inverse proportional to the grating thickness.

On the contrary, the smaller divergence angle of the collimator causes less loss with best alignment, but it's very difficult to align the system. It requires the use of special holders with 3 dimensional freedoms to adjust the orientation of the collimators.

Experimental result shows that the detector orientation determines the detected power because the high speed detector area is very small. It can be shown from Fig. 4.13 that if the incident angle is greater than 1.4° so that the tangent of the incident angle is greater than $100\mu\text{m}$ divided by focal length, 4mm, the focused light spot will be outside the detector active region with $100\mu\text{m}$ diameter.




Fig. 4.13 Illustration of un-tolerated detector misalignment

Therefore, from the alignment point of view, higher speed detector requires better collimation with smaller divergence angle for the reduced active region area. It is more difficult to align the system with higher speed detectors. For demonstration of the high speed system, collimators should be used not only due to the unavailability of the high speed transceivers with dome lens, but also due to the alignment stringent.

Another concern is the lateral misalignment, as illustrated in Fig. 4.14. Although the VCSEL can be fixed within the hole, the orientation error will be amplified by the propagation and will cause the fan-out spot to move. The displacement of the fan-out spot can be calculated using the diffractive angle according to formula (3.8) in Chapter 3. The calculation shows that for glass substrate with 3cm thickness, a 0.7° incident angle deviation in air causes 1mm deviation for 1st daughter slot 3cm away.




Fig. 4.14 Lateral misalignment due to the move of fan-out spot according to the orientation of the incident light

Fig. 4.15 shows that the crosstalk among adjacent channels was measured using a large area detector showing that it is well below -25dB [47]. Using collimators and detector with dome lens, the crosstalk was even lower because of the acceptance angle of the lenses. Therefore, by integrating VCSEL and detector in same package [48], the packaging density can be double. However, there is a trade off between alignment tolerance and packaging density: if transmitted signal is detected in a large range, then the packaging density is low.




Fig. 4.15 Comparison of simulated and experimental crosstalk for multi-channel optical backplane bus

4.6 Summary

In this chapter, the fundamental optics theory for recording the hologram was discussed. Uniform grating was recorded to ensure that at most 3dB variations exist among all channels. The mechanical design and packaging method were illustrated and alignment tolerance was analyzed.

Chapter 5 Multi-Channel Optical Backplane Bus

Demonstrator

5.1 Overview of Electro-Optical Interface Implementation

Ideally, the electro-optical interface circuits can be integrated into the CMOS CPU or Memory modules [18] in next generation products to satisfy the ever increasing data rate and reliability requirements. Due to unavailability of the integrated devices at current time, individual components were used to demonstrate the system prototype for the purpose to identify the significance of the innovations in optical layer.

The layering hierarchy described in Chapter 2 helps to clearly separate the design efforts involved in different aspects of the research so that the implementation of one domain will not interfere with another. To realize this goal, agreement of protocols at each interface in the hierarchy was created for each side to follow. Fig 5.1 shows the diagram of the components and interface inside the electro-optical converter board.

The interface between the electro-optical converter and the transceivers has no options but to follow the design principles for commercial available laser driver circuits and transimpedance amplifiers. The interface between the electro-optical converter board and upper layer processor board use Current Mode Logic in current stage because of its simple termination circuits. This standard supports the data rate to up to 10Gbps or even 80Gbps by using small signal logic levels for CMOS circuits [49, 50].

Interface to upper layer: Current Model Logic




Fig 5.1 Diagram of the electro-optical interface board

In this Chapter, the design principle of high speed circuits and the selection of the components will be discussed. A single channel and multi-channel test demonstrate the success of the strategy used in the research. Performance limits due to power budget is verified by experimental data.

5.2 General Principles on High Speed Circuit Board Design

As circuit boards are required to transmit signals at higher and higher speeds, signal and power integrity become increasingly crucial. One can define a high speed circuit as a circuit with transmission line in which the wavelength of the frequency component is comparable with the wire length. For example, for a 10Gbps circuit board, the wavelength of the rise edge is around 2mm (100GHz); while for 100Mbps, the critical distance is 20cm. Special techniques should be used to take care of the circuit design process to avoid loss, especially frequency dependent loss, reflection and crosstalk of the transmission lines.

One rule of thumb for high speed circuit board design is to use dedicated layers in the circuit board for power and ground connections to avoid supply voltage drift.

Bypass capacitors should be placed across the power inputs on the PCB close to high speed components to decouple the noise to ground plane. Capacitors with value of $0.01\mu\text{F}$ to $0.1\mu\text{F}$ can be used according to the speed requirement on the opposite side of the PCB directly under the device if surface mounting component is used.

Surface mounting devices are preferred due to reflections of signals on the protruding pin of a through-hole component after soldering it on the PCB. The reflection is due to discontinuity of a signal trace as described in Fig. 5.2, where the original impedance of the wire is almost zero but becomes infinity at the end of the pin.




Fig. 5.2 Illustration of inter-symbol interference created by reflection of terminated pin of through-hole component

Reflection also happens when the impedance changes with finite values which determine the reflectivity of the signal amplitude. According to microwave theory, the wire on the PCB together with the underlying dielectric material forms a microstrip [51] waveguide which has impedance determined by the parameters in to formula (5.1).

$$Z_o = \frac{87}{\sqrt{\epsilon_r + 1.41}} \ln \left[\frac{5.98H}{0.8W + T} \right] (\Omega) \quad (5.1)$$

The parameters of the formula (5.1) are shown in Fig. 5.3 also.




Fig. 5.3 Illustration of the parameters for calculating the impedance of a transmission line

Impedance matching is a universal technique for preventing reflections at the interface of components and the signal traces. At the interface between transmission line 1 and transmission line 2 with different impedance, the voltage signal of the traveling wave from transmission 1 to 2 must return a portion of the energy backward in order to conserve energy and charge. The amplitude coefficient of the reflection is given according to formula (5.2):

$$\Gamma = \frac{Z_2 - Z_1}{Z_2 + Z_1} \quad (5.2)$$

If the coefficient is non zero, the reflected wave will propagate backward, hit the transmitter, and gets reflected again. Multiple reflections may happen until the reflected energy is negligible; however, the first few rounds of reflected waves will combine with the forward propagating wave and deform the signal so that impedance matching is necessary to reduce the reflections whenever the distance of the interconnect is comparable with wavelength of frequency for signal rise edge.

In order to match all the impedance of transmission lines to a common value,

for example 50Ω , the transmission line width should be calculated before fabrication of circuit. More precise control of characteristic impedance involves the testing of the circuit boards and re-design.

Another technique for high speed circuit is to use differential signaling for interconnects to reduce jitter and sensibility to common mode noise. The length and width of the differential transmission lines should match to avoid phase difference.

5.3 Electro-Optical Components and Transceiver Circuits Design

The VCSEL is a current device which transmits a certain amount of optical power according to the current injected to it. Fig 5.4 shows the power versus bias current for VCSEL from Advanced Optical Components.




Fig. 5.4 Output power versus bias current for VCSELs

The VCSEL is biased at 10mA and generates 1mW to 5mW with averaged output of 2 to 3mW in the circuit design. It is observed that the VCSELs purchased in quantities do not give exactly same power-current profile and therefore, there will be variations in the output power in the real system. Efforts have been taken to screen the VCSELs for power performance and wavelength range to reduce the channel variance.

VCSEL drivers with 3.2Gbps to 10Gbps data rates were applied to different sets of electro-optical converter boards. They both accept input signal using CML with AC coupling. For 16-channel backplane bus demonstrator, since the operation speed is limited by the detector available, the 3.2Gbps version was finally used because of the cheaper price.

A detector is also a current device which converts optical power to electrical current. A transimpedance amplifier is therefore used to convert the current signal to voltage signal since CPU processes voltage information. The data rate of the receiver circuit is determined by the photodetector sensitivity and also the TIA sensitivity. At a given data rate, the output signal current should be much larger than the noise current so that this current will be amplified by the TIA and charge the capacitive input of next stage amplifiers. The highest data rate is then determined by the RC time constant but can be improved by the amplifier in the TIA for $(A+1)$ times, assuming A is the gain [52]. Therefore, a high speed detector will have a smaller active area in order to reduce the capacitance to improve the data rate. Additional circuit design techniques can be applied to improve the gain-bandwidth of the transimpedance amplifier so that a better sensitivity could be achieved for same bandwidth [53].

10Gbps VCSEL [54] and detector from Advanced Optical Components were used for single channel test just to show the feasibility of using optical backplane bus to achieve very high speed interconnects. Since the 10Gbps VCSELs and detectors have no dome lens available, collimators with fiber connectors are used to simplify the interface. Circuit board was designed for single channel 10Gbps, as shown in Fig. 5.5.






Fig. 5.5 PCB layout of the 10G VCSEL and driver circuit

Detectors from Advanced Photonix, Inc were selected at current research stage also because they have dome lens integrated so that it's more convenient to use. Since the designed data rate was only 622Mbps data rate, the strategy of the 16-channel system is not to demonstrate the high speed feature of the optical bus due to speed limit of FPGA, but to focus on the alignment tolerance analysis, implementation and test. TIAs from MAXIM semiconductors are equipped with different kinds of features. One of the important features is to generate an output of the average current which is crucial for alignment purpose. Using this average current output, the system could give clue of delivered optical power after packaging. Therefore, although the data rate is only 155Mbps, we still use this kind of TIA for the 16-channel system demonstration. The circuit diagrams are then separately listed in Fig. 5.6(a)-(b) for multi-channel transmission.



(a)



(b)

Fig. 5.6 Circuit design of the 16-channel interface board: (a) Circuit schematic of the 16-channel electrical to optical converter board; (b) Layout of the 16-channel circuit board

A special end connector for interface with transceivers was used to reduce assembly difficulties. Using connectors, the VCSELs can be fixed onto the optical layer first, and then connect to the circuit boards by just plugging into the sockets, instead of using soldering. The circuits can then be removed if alignment problem

exists. Up to 2Gbps operation were successful for test systems using such end connectors.

5.4 Single Channel Test at 100Mbps to 10Gbps

Using alignment tools and collimators, 10Gbps optical transmission was successfully tested through hologram based optical back plane bus. The experimental set up is shown in Fig. 5.7.




Fig. 5.7 Experimental set up of 10Gbps single channel optical backplane bus transmission

Due to limitation of CPU processing speed, the validation of the transmission can only be estimated according to the signal to noise ratio shown in the eye diagram. The eye diagram shown in Fig. 5.8 gives a Q factor of 7.24 which can be used to approximately calculate the bit error rate to be around 10^{-12} . It is desired to reduce the bit error rate in the future computer systems based on optical components by using lasers with higher signal power.






Fig. 5.8 Eye diagram of the 10Gbps transmission over hologram based optical backplane bus



(a)



(b)

Fig. 5.9 (a) Experimental set up for single channel test of the 16-channel optical backplane bus system (b) Eye diagram of the single channel test at 100Mbps

Single channel test was also performed to verify the design of the 16-channel circuit board and the interface protocol.


5.5 16-Channel System Packaging and Test

The packaging steps are described as follows:

1. Fix all three housing plate with 4×8 holes on the optical layer and test all channels for optical power delivery.
2. Assemble VCSELs onto central slot and at the same time watch the power delivered to both daughter boards. Fix the VCSELs and detectors using glue.
3. Assemble VCSELs onto daughter slots and at the same time watch the power delivered to center board. Fix the VCSELs and detectors using glue.
4. Detach each slot and insert four circuit boards with end connectors onto each slot.
5. Re-assemble the slots back to the optical layer.

Molex cables Molex-79536 were used to interconnect the upper layer CPU boards with the electrical optical converter boards to deliver signals. The cable is able to reach up to 6Gbps data rate which is enough for the demonstration of optical backplane bus for alignment tolerance analysis purposes. The only purpose of using cable is to separate the design efforts from different domain so that the computer builder doesn't need to understand the circuit design of interface board. The use of cable will be eliminated for future stages if the transceiver and CPU can be assembled on same circuit board. Fig. 5.10 shows the whole optical sub-system

module with the cables on the boards.



(a)



(b)

Fig. 5.10 Photos of (a) assembled sub-system; (b) assembled optical sub-system with supporting braces

A system was built and tested using two laptop computers to control FPGA boards, which are designed and assembled by the funding agency. Fig. 5.11 shows the system under test with all the equipments.

During the test, an 8B10B scheme was used to encode the data with balanced 0 and 1s so that the receiver can use 10B8B decoding to test whether a data is valid. The channel indicator in Fig. 5.12 then shows the verification result of the 10B8B if the data is locked to ease alignment.




Fig. 5.11 System under bit error rate test




Fig. 5.12 Results of the 16-channel system test: bit error rate report, eye diagram and channel indicator

Tested
16-channels at
100Mbps each
with 10^{-12} BER

5.6 Summary

General high speed circuit board design principles are reviewed and applied to the design and implementation of the electro-optical converter circuit. The focus in this Chapter is the design of the 16-channel system. The testing result verified the feasibility of using optical backplane bus based on hologram gratings for multi-channel computer systems.

Chapter 6 Optical Bit-Interleaved Bus

6.1 Introduction

Optical interconnect technology can be applied in high performance computing for wiring congestion problem which is one severe performance limiting factor to electrical interconnects. Because of its bandwidth advantage, the point-to-point topology has replaced the shared-bus topology in the electrical backplane industry. However, wiring congestion is the adverse consequence of this transition, because in order to route all memory modules to the central switch [5] the boards in a HPC system currently tend to use more than 50 wiring layers, and more than 700 signal pins are required for one board edge connector, which needs as large as 100 pounds insertion force to seat [3].

The wiring congestion problem can be greatly mitigated by using an optical bus that allows multiple daughter boards to share a common data channel to transfer information at higher data rate simultaneously, which is demonstrated in this paper. This chapter describes a new optical dual-channel bit-interleaved technology with the purpose to accommodate relatively slow memory modules, following electrical bit-interleaved technology. With this optical bus architecture, system security and reliability can also be improved by backing up the encoded data in additional memory modules just as a RAID10 mirrors data in a secondary set of disks [55].

The electrical bit-interleaved technology is used by the personal computer (PC) industry to allow for more efficient usage of memory accesses. Fig. 6.1 describes a system equipped with dual 533Mbps double data-rate memory modules but with a 1066Mbps Front Side Bus (FSB). The chipset associated with the CPU reads both memory modules simultaneously, multiplexes the data into an aggregated 800Mbps stream, and then feed it to the CPU.




Fig. 6.1 Diagram of Bit-Interleaved technology used in personal computer

6.2 Design of Optical Bit-Interleaved Technology

The bit-interleaved optical backplane (BIOB) physical layer shown in Fig. 6.2 consists of two sub-layers: optical layer and bit-interleaving layer. The optical layer design follows the centralized shared-bus architecture demonstrated with uniform optical fan-out powers [56]. The light beams emitted by the VCSELs and those projected to the photodetectors are surface-normal to the hologram films that function as the coupling devices [39]. The desired diffraction efficiencies for the five slots are 100%, 50%, 50% double, 50%, 100% respectively, using 20 μ m thick Dupont photopolymer (HRF-600X100-20) with 49nm 3-dB bandwidth around 850nm.




Fig. 6.2 Conceptual diagram of bit-interleaved optical backplane bus; solid arrow: bit-interleaved upward transferring; dashed arrow: re-broadcasting

The optical interleaved technology can allow the multiplexing to happen locally to relieve wiring congestion. In BIOB, the signals provided to VCSEL driver are first shortened by the local bit controller. Then the optical bit pulses emitted from VCSEL are delayed by a specific time according to the physical location of the daughter board so that the receiver detects a bit-interleaved optical data stream. Fig. 6.3 (a) illustrates the NRZ mode where the falling and rising edges of two consecutive optical bit pulses overlap. Fig. 6.3 (b) illustrates a relatively conservative operation which is RZ mode, since all optical bit pulses must fall to logic zero. When the high-speed data stream from the central board is broadcast, the local demultiplexer collects the destined bits for each daughter board. In this way, wiring congestion can be relieved since all daughter boards share data channel.




Fig. 6.3 Illustration of optical bit-interleaving technology: (a) NRZ mode: (a₁) data originated from two boards; (a₂) reshaped and delayed optical bit pulses; (a₃) interleaved optical bit pulses detected by receiver, and (b) RZ mode: (b₁) data originated from two boards; (b₂) reshaped and delayed optical bit pulses; (b₃) interleaved optical bit pulses detected by receiver.

Because confidential data can be separately distributed into multiple storage devices working in an array format, a benefit of security and enhance reliability is achieved in addition to the potential to boost system speed and relieve wiring congestion.

6.3 Implementation and Experiments of Optical Bit-interleaved Technology

A serializer chip (MC10EP445FA, ON Semiconductor) is selected as local bit

controller, which could shorten the electrical bit pulses from around 1.6ns down to 400ps. Because the optical pulses traveling from different daughter boards to the central receiver possess fixed time delays according to their relative physical locations, we add a tunable time delay chip (SY100EP196V, Micrel) with resolution better than 5ps to ensure the total delay difference to be multiples of 400ps. Since VCSELs emit light even when sending logic 0s, it is necessary to use VCSELs with different wavelength for different daughter boards so that the beat noise of superposed optical signal at central receiver can be ignored. In the demonstration, peak wavelengths of VCSELs are separated by least 2nm which is greater than 0.4nm VCSEL line width. By sending DC balanced signals from all daughter boards and equalizing the modulation currents, the optical signal arriving at the central photodetector can keep a constant DC level and AC amplitude. A transimpedance amplifier (TIA) with DC cancellation function will amplify the AC components and forward desired signals to the post amplifiers and CPU.

The BIOB can also be implemented using pulse laser which is adopted in optical time division multiplexing (OTDM) technology in the telecom industry [57] with electro-absorption modulators [58, 59] for ultra high speed operation.

A BIOB system is built following the design in section II except that there are only two daughter boards as shown in Fig. 6.4. The VCSEL (SV5637-001 or HFE6390-561, Advanced Optical Components) output power is controlled at around 2mW with central wavelength around 840nm. The loss excluding splitting is around 2.7dB for 850nm operation and totally there is around 8.7dB loss for each slot. For 1550nm, there is around 3dB additional loss due to low diffraction efficiency. The 3dB lateral tolerance radius for the photodetector (HFD6380-413, Advanced Optical Components) with collimator lens (from OZ Optics) was approximately 1mm.






Fig. 6.4 Experimental set up for bit-interleaved optical backplane bus

Fig. 6.5(a) shows 2.5Gbps waveforms from the central receiver captured by the oscilloscope (HP83480A) in NRZ mode and Fig. 5(b) shows RZ mode. By adjusting the time delays of signal and by controlling the modulation current of each VCSEL source from each daughter board, the receiver at the central slot could correctly detect the bit-interleaved optical bit pulses. The NRZ signaling mode operates at a higher data rate than the RZ mode because the rising and falling edges of adjacent optical bit pulses are allowed to overlap. The BIOB operating in the NRZ signaling mode possesses a signal density of $10\text{Gbps}/\text{cm}^2$ limited by the packaging of the laser/detector/ collimator. Fig. 5(c) illustrates a sequence of interleaved optical bit pulses at 15Gbps in RZ mode by using pulse laser.



(a) and (b)



(c)

Fig. 6.5 Interleaved optical bit pulses with BER below 10^{-12} showing a sequence of:
(a) 10001001100 in 2.5Gbps NRZ mode; (b) 1001111 in 1.25Gbps RZ mode; (c) 001101 in 15Gbps RZ mode.

6.4 Discussion on Data Rate Limit

In BIOB system, critical limiting factors to data rate could come from the following sources: hologram bandwidth, pulse duration, jitter, and power budget. Dispersion of optical interconnect layer is not an issue for up to 15Gbps operation since the 3dB bandwidth was experimentally verified to be as high as 2.5THz for 5.08cm distance [34].

The serializer chip used in the demonstration has a 3.2Gbps throughput using

ECL logic. Data rate can be improved using very simple dynamic logic shown in Fig. 6.6 if only the function of pulse width reduction is desired. In a simulation based on the 65nm Berkeley Predicted Technology Model, a dynamic circuit can produce bit pulses with 50ps duration which would be good enough for implementing beyond 15Gbps operation in NRZ mode, verified by the simulation shown in Fig. 6.6. Data rate is also restricted by the throughput of the chip (SY100EP196V, Micrel) for time delay tuning. Besides the transistors scaling down, the throughput of the delay chip can be enhanced by using III-V compound semiconductor, such as GaAs and InP technologies [60] or by using current mode logic [61]. Optical passive delay circuit incorporated for RZ mode operation shown in Fig. 6.5(c) is also a promising candidate to generate time delays with picosecond resolution [62] for any high data rate possible.




Fig. 6.6 Simulation of the 10Gbps serializer for interleaved optical bus

The system measured jitter is below 5ps, which is mainly determined by the resolution of the delay chip. The FlexPhase® technology from Rambus® can provide 2.5ps resolution and would be suitable for multi-GHz data transmission. Also, the delay granule would be improved as integrated circuit being further scaled down. Very low jitter can be achieved using pulse laser source for synchronization [63].

Power budget is key factor to allow high signal-to-noise ratio (SNR) for a given photodetector, especially when the active area of the photodetector is shrinking with the purpose for achieving higher speed. Therefore, high power laser source, low loss optical layer, and high efficiency collimating micro-optics are preferred for implementing high-performance BIOB. If the sensitivity of 10Gbps photodetector is -12dBm at 10^{-12} BER and we leave a margin of 5dB for balancing the modulation current from different VCSEL sources, the allowed splitting loss is $3\text{dBm} - 2.7\text{dB} - 5\text{dB} - (-12\text{dBm}) = 7.3\text{dB}$, which limits the total number of daughter boards to be $10^{0.73} \approx 5$. A 2.5Gbps photodetector with -18dBm sensitivity would allow almost 4 times (6dB) more fan-outs, but beam divergence and substrate dimensions also impose limitations. Avalanched Photodetectors (APD) [34] are desired to support more boards at 10Gbps. The RZ approach based on pulse laser sources could also deliver a higher power to the photodetectors because Erbium Doped Fiber Amplifiers (EDFAs) are available for 1550nm pulse laser sources.

6.5 Summary

In our demonstration, we use volume photo-polymer holograms as fan-in/fan-out couplers to build optical bit-interleaved backplane bus. Bit-Interleaved Optical Bus allows multiple daughter boards to send interleaved optical bit pulses while sharing common data transmission channels, and thus this approach can relieve the wiring congestion problem and also provide better security and reliability. The total number of daughter boards allowed in a BIOB is determined by the optical power loss and receiver sensitivity for a certain bit error rate. Operations of a three-board BIOB in NRZ and RZ mode at data rate from 1.25Gbps to 15Gbps are successfully tested.

Chapter 7 Summary and Recommendations for Future Work

7.1 Summary

The purpose of the research of optical interconnects is to apply the tremendous bandwidth benefits to the computer systems where interconnect bottlenecks exist due to inability of electrical wires to provide high bandwidth and high density interconnects. Among varieties of optical interconnects technologies employed in the real applications, bus architecture possesses unique features to broadcast information to multiple receiver slots while sharing the same transmission medium to reduce wiring congestion risk.

Based on the success of previous research results, investigations on the alignment tolerance analysis for the implementation of the real system were carried on. Innovative architecture of using the optical backplane bus to generate high speed data from distributed transmitter were also designed and implemented while electrical counterparts cannot fulfill this function. The research shows that the data rate of the optical backplane bus can easily reach 10Gbps with low bit error rate as long as sufficient power is delivered to receiver. Accordingly, an opportunity exists for the continuing exploitation of optics to complement or even replace the conventional electrical backplanes. This dissertation is dedicated to the investigation on how realistic the optical interconnects can deliver high speed data to all daughter boards within a computer chassis.

In Chapter 1, reviews were given to introduce the backplane hierarchy and necessity to bring down the cost by using optical technology in super computer industry. Different kinds of interconnects including electrical interconnect, free

space optical interconnect, optical waveguide interconnect were described and compared. Centralized shared bus architecture based on hologram gratings was illustrated which can fulfill the purpose of broadcast data using shared medium. On the contrary, point-to-point optical technology although can provide high speed interconnects, the wiring congestion is still a bottleneck.

In Chapter 2, following a PCI over optical interconnect demonstration, research plan was discussed and layering hierarchy was adopted to simplify the design efforts.

In Chapter 3, theoretical analysis based on Kogelnik's theory was carried on to simulate the wavelength bandwidth, angular bandwidth for a certain hologram parameter. Loss, crosstalk, signal density were investigated for the purpose of alignment tolerance analysis of the real optical backplane bus system. This investigation is necessary to guarantee the multi-channel optical backplane to become reality.

In Chapter 4, a systematic approach was employed to develop the optical layer with best recording parameters for alignment, recording beam power ratio. High quality and large area hologram were fabricated for multi-channel optical centralized shared bus architecture. About 3dB variation exists due to multiple reasons including but not limited to the variance in the recording beam and polymer molecule distribution.

In Chapter 5, the indispensable electro-optical interface modules were implemented, and their high-speed performance was characterized by using eye diagrams up to a data rate from 100Mbpt to 10Gbps. The only way to achieve high speed is to use small area detector and better collimation to focus enough optical power onto the detector.

In Chapter 6, an innovative architecture using optical backplane's broadcast feature to realize a distributed signal serialization was designed, implemented and

tested. 2.5G to 15Gbps was successfully demonstrated using non-return to zero and return to zero optical source. This is done due to the function of TIA to remove the slow changing average photo current at the receiver end, and therefore, only the ac signal could be amplified as long as balanced signals are transmitted.

7.2 Recommendations for Future Work

As can be seen from the review of the previous researches, the benefits of optical interconnects bring to the computer system is the high signal density and free of wiring congestion. The density can be improved by using array of devices instead of using single individual transceivers. Fig. 7.1 shows one solution of using lens array together with VCSEL array. The lens diameter is around 2mm so that in 3×5cm region, there could be $15 \times 25 = 375$ channels which means multi-Terahertz data rate. However, an obvious drawback of this approach is the alignment difficulties. Although using hologram, the optical beam transmitted can be confined inside the substrate, it is intrinsic a free space transmission because the beam diverges. Even if the lens can be used at the detector end, a portion of light will get lost due to off-axis focusing. Data rate is then limited because of the power loss.





Fig. 7.1 Lens array to be used with VCSEL array and hologram for Terahertz interconnects

Using integrated optics, the broadcast feature of optical bus can still be realized. Fig. 7.2 shows a very popular optical device for DWDM applications, Array Waveguide Gratings (AWG). AWG can separate wavelength components to different output channels or multiplex different wavelength components from input channels to one output channel. Such device is ideal for solving the wiring congestion since only one optical waveguide could be used even if the CPU has 256 outputs. Using one single waveguide to connect to the center board also gets advantage since one optical amplifier could be used to give boost to all channels, and therefore, reduces the cost.



- B1 sends Multiplexed 128 x 10 Gbps data to EDFA board E4 amplifier

Fig. 7.2 Diagram of DWDM based optical backplane bus using AWG for multiplexing and de-multiplexing wavelength components

With the progress of integrated optics, up to 256 channels of AWG has been demonstrated. Meanwhile, special laser technology such as model-lock laser is expected to generate stable light signal with multiple wavelength choices.

In supercomputers where the demand of bandwidth roars for decades, optical

interconnects using different approaches may finally find their places to bring the high performance computing into Terahertz or Petahertz eras (1 Petahertz=1 thousand Terahertz).

Appendix

Matlab program for diffraction efficiency

```
% Transmission Holograms
% Lossless Dielectric Gratings
% diffraction efficiency vs. angular deviation
% modified on Sept 20, 2005

format long
close all
clear
clc

delta_lambda = [-350:1e-1:550]*1e-9;          % wavelength
deviation
col=[ 'b-.'; 'g: '; 'r--'; 'k+ '; 'm+ '];
lambda_0=850e-9;
d=[10 20 24]*1e-6;
n0=[1.516 1.516 1.516 1.516];
n1=0.068*5e-6./d;
lambda_design=[850 850 850 850]*1e-9;
phi=-[67.5 67.5 67.5 67.5]*pi/180;
theta_0=[0 0 0 0]; % degree
%misalign=[7.8 -7.8 0 3.9]; % the so called theta
delta_theta=[-5:0.025:5];
hdd=figure;hold on
LegendStringv='';
deval=0.0*pi/180;
deva2=0.5*pi/180;
for I=1:3
    lambda = lambda_0;%+ delta_lambda;
    eta1=UI(d(I), n0(I), n1(I), lambda_design(I),
theta_0(I)*pi/180+deval, phi(I),
lambda,asin(sin(delta_theta*pi/180)/n0(I)));
    %      thick, index, mod, center lambda,      center angle,      tilt,
    lamb v, theta v
    eta2=UI(d(I), n0(I), n1(I), lambda_design(I),
```

```

theta_0(I)*pi/180+deva2, phi(I),
lambda,asin(sin(delta_theta*pi/180)/n0(I)));
    eta=eta1;%.*eta2;
    figure (hdd)
    hv(I)=plot(delta_theta,eta,col(I,:));
    DS=strcat(num2str(d(I)*1e6));
    NS=strcat('um n1=',num2str(n1(I)));
    LS=strcat('.. ',num2str(lambda_design(I)*1e9));
    TS=strcat('nm t=',num2str(theta_0(I)));
    TPS=strcat(DS,'um')%, NS)%, LS, TS);
    LegendStringv=strvcat(LegendStringv, TPS);
end

p=dlmread('angle.txt','\t');
a=p';
hv(5)=plot(a(1,:),a(2,:),col(4,:));
LegendStringv=strvcat(LegendStringv, 'Exp 20um');
grid on
xlabel('\delta\theta angular deviation (nm)')
ylabel('\eta ')
legend(hv,LegendStringv)
title('Diffraction Efficiency');
xlim([-5 5])

```

Matlab program for diffractive efficiency function

```

function eta=TI(d, n0, n1, lambda_0, theta_0, phi, lambda, theta)
% all the first 6 parameters are for design only. They are created in their
way.
% the last two parameters are the operation condition of laser and its
orietation.
% diffraction efficiency according to wavelength vector and specific
angle,
% modified on sept 20, 2005

if d>1
    d=d*1e-6;
end
lambdaw=532e-9;

beta_0 = 2 * pi * n0 / lambda_0; % corresponding to Bragg
angle

```

```

beta = 2 * pi * n0 ./ lambda;          % reconstruction wave vector

K = 2 * beta_0 * cos(phi - theta_0-theta);          % grating vector
of design
Lambda = 2 * pi / 2 * beta_0 * cos(phi - theta_0);
          % grating period
diff_angle = (pi - 2 * (- phi)) / pi * 180;          % diffraction angle
alpha=asin(lambdaw/lambda_0.*cos(phi-theta_0));
gama=pi/2-abs(phi);
phi;
gama*180/pi;
t1=gama-alpha;
t2=alpha+gama;

t1t=asin(n0*sin(t1));
t2t=asin(n0*sin(t2));

[t1*180/pi, t2*180/pi t1t*180/pi t2t*180/pi ];
[cos(t1t)/cos(t1)/2/n0 cos(t2t)/cos(t2)/2/n0];

% First Criteria
F = 2 * lambda_0 ^ 2 / n0 / n1 / Lambda ^ 2;

% Second Criteria
Q = 2 * pi * lambda * d / n0 / Lambda ^ 2;

c_R = cos(theta);          % obliquity factor of R, modified by bihai,
from theta_0 to theta
c_S = cos(theta) - K * cos(phi) ./ beta ;          % obliquity factor of S,
modified by bihai, from beta_0 to beta, and theta_0 to theta
c_S0=cos(theta) - K * cos(phi) ./ beta_0 ;
% TE
nu = pi * n1 * d ./ lambda ./ sqrt(c_R .* c_S);
delta = K.* cos(phi - theta) - 0.25 * lambda.* K.^ 2 / pi / n0;
xi = delta * d / 2 ./ c_S;

eta = nu .^ 2 .* sin(sqrt(nu .^ 2 + xi .^ 2)) .^ 2 ./ (nu .^ 2 + xi .^
2);
max=n1*d/lambda_0./sqrt(c_R.*c_S0);

```

Matlab program for bandwidth

```
% find 3db angular bandwidth for wavelength different efficiency
clear;
phi=67.5*pi/180;n=1.516;
figure;hold on;
col=['b--'; 'r- '; 'k-.'];
LegendStringv='';J=0;
lambda0=[.850 1.550 1.550];
d3=20*1550/850
d0=[20 20 d3];
for J=1:length(d0); % um
    lambda=lambda0(J);d=d0(J);
    beta=2*pi*n/lambda;
    cs=1-2*cos(phi)*cos(phi);K=2*beta*cos(phi);
    I=0;
    for mu=0.1:0.01:pi/2
        I=I+1;
        yitam(I)=sin(mu)*sin(mu);
        % now find kesai which get yita to half yitam
        y= fzero(@(x) yeta(mu,x),[mu mu+1.3]);
        kesai(I)=sqrt(y*y-mu*mu);
        I
        t=kesai(I)*8*pi*n*cs/K/K/d; %2*cs/d/K/sin(phi);
        t3db(I)=2*t*1e3;%asin(sin(t)*n)*180/pi;%
    end

    %plot(yitam, kesai);
    %xlabel('maximum efficiency');
    %ylabel('3dB \xi');
    %title('Variation of \xi-3dB for different maximum diffraction
efficiency');
    %
    TPS=sprintf('%d %s%4d%s%2.1f%s',J,'\lambda=',lambda*1000,'nm
d=',d,'\mum');
    hv(J)=plot(yitam, t3db,
col(J,:));LegendStringv=strvcat(LegendStringv, TPS);
end
xlabel('maximum efficiency');
ylabel('3dB \theta');
title('Variation of \theta-3dB for different maximum diffraction
efficiency');
```

```
legend(hv, LegendStringv);
```

```
grid on;
```

References

1. Moore, G., *Cramming more components onto integrated circuits*. Electronics, April 19, 1965. **38**(8).
2. Dally, W.J., *Computer architecture is all about interconnect*. the 8th International Symposium on High-Performance Computer Architecture, February 2002.
3. Dawei Huang, T.S., Anders Landin, Rick Lytel, and Howard L. Davidson, *Optical interconnects: out of the box forever?* IEEE Journal of Selected Topics in Quantum Electronics, March/April 2003. **9**(2): p. 614.
4. Howard Davidson, R.L., Nyles Nettleton and Theresa Sze, *Optical Interconnections within Modern High-performance Computing Systems*. Sun Microsystems Internal Publication, May 2000.
5. Ray T. Chen, L.L., Chulchae Choi, Yujie J. Liu, Bipin Bihari, L. Wu, Suning Tang, R. Wickman, B. Picor, M. K. Hibbs-Brenner, J. Bristow, And Y. S. Liu, *Fully embedded board level guided-wave optoelectronic interconnects*. Invited Paper, Proceedings of IEEE, 2000. **88**: p. 780-793.
6. Ronald A. Nordin, A.F.J.L., Richard N. Nottenburg, J. O'Gorman, T. Tanbun-Ek, and Ralph A. Logan, *A system perspective on digital interconnection technology*. IEEE Journal of Lightwave Technology, June 1992. **10**(6).
7. *International Technology Roadmap for Semiconductors 2006 Update*. IRTS Report, 2006.
8. Levi, A.F.J., *Optical Interconnects in Systems*. Proceedings of the IEEE, June 2000. **88**(6): p. 750-757.
9. Goodman, J.W., *Computer optical interconnects*. Conference Digest of LEOS Summer Topical on Optical Multiple Access Networks, July 1990: p. 68.
10. J. W. Goodman, F.J.L., S.-Y. Kung, and R. A. Athale, *Optical interconnections for VLSI systems*. Proceedings of the IEEE, July 1984. **72**(7): p. 850-866.
11. Miller, D.A.B., *Rationale and challenges for optical interconnects to electronics chips*. Proceedings of the IEEE, June 2000. **88**(6): p. 728-749.
12. V. A. Barber, K.L., and A. H. Obermaier, *A novel high speed multitap bus structure*. IEEE Trans Adv. Packag., Feb. 2001. **24**: p. 43-59.
13. Michael R. Feldman, S.C.E., Clark C. Guest, and Sing H. Lee, *Comparison*

- between optical and electrical interconnects based on power and speed characteristics.* Applied Optics, May 1988. **27**(9): p. 1742-1751.
14. H. S. Muthali, T.P.T., and I. A. Young, *A CMOS 10-Gb/s SONET transceiver.* IEEE J. Solid-State Circuits, Jul. 2004. **39**(7): p. 1026-1033.
 15. H. Werker, S.M., C. Holuigue, C. Ebner, G. Mitteregger., F.R. E. Romani, T. Blon, M. Moyal, M. Vena, A. Melodia., and G.d.M. J. Fisher, H. Geib., *A 10-Gb/s SONET-compliant CMOS transceiver with low crosstalk and intrinsic jitter.* IEEE J. Solid-State Circuits, Dec 2004. **39**(12): p. 2349-2358.
 16. L. Henrickson, L.H., David Shen, Uno Nellore, Alan Ellis, Joong Oh, HuiWang, Giovanni Capriglione, Ali Atesoglu, Alice Yang, Peter Wu, Syed Quadri, and David Crosbie, *Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13- μ m CMOS.* IEEE J. Solid-State Circuits, Oct 2003. **38**(10): p. 1595-1601.
 17. Nahum Izhaky, M.T.M., Sean Koehl, Oded Cohen, Doron Rubin, Assia Barkai, Gadi Sarid, Rami Cohen, and Mario J. Paniccia, *Development of CMOS-Compatible Integrated Silicon Photonics Devices.* IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, Nov/Dec 2006. **12**(6).
 18. C., G., *CMOS Photonics Technology Overview.* Compound Semiconductor Integrated Circuit Symposium, 2006 IEEE, Nov 2006: p. 139-140.
 19. Behnam Analui, D.G., Daniel Kucharski, and Adithyaram Narasimha, *A Fully Integrated 20-Gb/s Optoelectronic Transceiver Implemented in a Standard 0.13- μ m CMOS SOI Technology.* IEEE JOURNAL OF SOLID-STATE CIRCUITS, Dec 2006. **40**(12).
 20. J. D. Joannopoulos, R.D.M., and J. Winn, *Photonic Crystals.* Princeton University Press, 1995.
 21. M. Notomi, K.Y., A. Shinya, J. Takahashi, C. Takahashi, and I. Yokohama, *Extremely Large Group-Velocity Dispersion of Line-defect Waveguides in Photonic Crystal Slabs.* Physics Review Letter, 2001: p. 87.
 22. Lanlan Gu, W.J., Xiaonan Chen, Li Wang, and Ray T. Chen, *High speed silicon photonic crystal waveguide modulator for low voltage application.* Applied Physics Letters, 2007(90).
 23. Lanlan Gu, W.J., Xiaonan Chen, and Ray T. Chen, *Thermo-optically-tuned photonic crystal silicon-on-insulator Mach-Zehnder interferometers.* IEEE Photonics Technology Letters, 2007. **19**: p. 342-344.
 24. Choquette, K.D.; Hou, H.Q., *Vertical-cavity surface emitting lasers: moving from research to manufacturing.* Proceedings of the IEEE, Nov 1997. **85**(11).

25. J. L. Jewell, A.S., S. L. McCall, Y. H. Lee, S. Walker, J. P. Harbison, and L. T. Florez, *Low-threshold electrically pumped vertical-cavity surface-emitting microlasers*. Electronic Letters, 1989. **25**: p. 1123-1124.
26. Masahiro Yoshikawa, A.M., Jun Sakurai, Hideo Nakayama and Takeshi Nakamura, *High Power VCSEL Devices for Free Space Optical Communications*. Electronic Components and Technology Conference, 2005.
27. S. Eitel, S.J.F., H. P. Gauggel, K. H. Gulden, W. B?chtold, and M. R. Taghizadeh, *Highly uniform vertical-cavity surface-emitting lasers integrated with microlens arrays*. IEEE Photonics Technology Letters, May 2000. **12**(5): p. 495-461.
28. Xiaolong Wang, L.W., Wei Jiang, and R. T. Chen, *51cm-long Hard-molded Waveguide Array with 150 GHz Bandwidth for Board Level Optical Interconnects*. Optics Letters, 2007. **32**(6): p. 677-679.
29. Li Wang, X.W., Wei Jiang, Jinho Choi, Hai Bi, and Ray Chen, *45° polymer-based total internal reflection coupling mirrors for fully embedded intraboard guided wave optical interconnects*. Applied Physics Letters, Sep.2005. **87**.
30. Jalali, B., Paniccia, M., Reed, G., *Silicon Photonics*. Microwave Magazine, IEEE, June 2006. **7**(3): p. 58-68.
31. Jutzil, M., Berroth, M., Wohl, G., Oehme, M., Kasper, E., *40-Gbit/s Ge-Si photodiodes*. Digest of Papers. 2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Jan 2006: p. 18-20.
32. Swoboda, R., Zimmermann, H., *11Gb/s monolithically integrated silicon optical receiver for 850nm wavelength*. Solid-State Circuits, 2006 IEEE International Conference Digest of Technical Papers, Feb 2006: p. 904-911.
33. Karl-Heinz Brenner, F.S., *Diffraction-reflective optical interconnects*. Applied Optics, Oct 1988. **27**(20): p. 4251-4254.
34. Gicherl Kim, R.T.C., *"Three-dimensionally interconnected bidirectional optical backplane,"*. IEEE Photonics Technology Letters, July 1999. **vol. 11**(no. 7): p. pp. 880-882.
35. Hai Bi, X.H., Xiaonan Chen, Jinho Choi, Wei Jiang and Ray T. Chen, *"15Gbps Bit-Interleaved Optical Backplane Bus using Volume Photo-polymer Holograms"*. IEEE Photonics Technology Letters, Oct 2006. **vol. 18**(no. 21).
36. Yeh J, K.R., Tu K., *Hybrid free-space optical bus system for board-to-board interconnections*. Applied Optics, 1996. **35**(32): p. 6354-6364.
37. Natarajan S, Z.C., Chen RT., *Bi-directional optical backplane bus for general purpose multi-processor board-to-board optoelectronic interconnects*. Journal

- of Lightwave Technology, 1995. 13(6): p. 1031?040.
38. Kim G, H.X., Chen RT., *A method for rebroadcasting signals in an optical backplane bus system.* Journal of Lightwave Technology. 19(7): p. 959?65.
 39. Xuliang Han, G.K., G. Jack Lipovski, and Ray T. Chen, *An Optical Centralized Shared-Bus Architecture Demonstrator for Microprocessor-to-Memory Interconnects.* IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, March/April 2003. 9(2).
 40. Hai Bi, X.H., Chen, R.T., *High performance multiprocessor computing system using optical centralized shared bus.* Digest of the LEOS Summer Topical Meetingsp., June 2004: p. 28-30.
 41. Thomas K. Gaylord, M.G.M., *"Analysis and applications of optical diffraction by gratings,".* Proceedings of the IEEE, 1985. vol. 73(no. 5): p. pp. 894-937.
 42. Kogelnik, H., *"Coupled wave theory for thick hologram gratings,".* The Bell System Technical Journal, November 1969. vol. 48(no. 9): p. pp. 2909-2947.
 43. B. Benlarbi, D.J.C., and L. Solymar, *"Higher order modes in thick phase gratings,".* Optica Acta., 1980. vol. 27(no. 7): p. pp. 885-895.
 44. Mouroulis, G.Z.a.P., *Diffusion model of hologram formation in dry photopolymer materials.* J. Mod. Opt. 41: p. 1929 ~1994.
 45. V. Moreau, J.R.L., S. Soler Hernandez, B. Tilkens, Y. Renotte, and Y. Lion, *Optimization of holograms recorded in DuPont photopolymer.* Proc. SPIE 4089, 2000: p. 822?28.
 46. Hai Bi, J.C., Wei Jiang, Xuliang Han, Jonathan Ellis and Ray T. Chen, *3.2Gbps multi-channel optical backplane bus demonstrator using photopolymer volume gratings.* Proc. SPIE 6478-11, Jan 2007.
 47. Hai Bi, J.C., Wei Jiang, Xuliang Han, Jonathan Ellis, Robert Mays, Jr., Dale Griffiths, Ray T. Chen, *Bit-interleaved optical bus for high-speed secure multiboard system.* Proc. SPIE 4089, Feb 2006. 6126: p. 34-42.
 48. Thrush, E.L., O.; Ha, W.; Carey, G.; Cook, L.J.; Deich, J.; Smith, S.J.; Moerner, W.E.; Harris, J.S., Jr., *Integrated semiconductor vertical-cavity surface-emitting lasers and PIN photodetectors for biomedical fluorescence sensing.* Quantum Electronics, IEEE Journal of, May 2004. 40(5): p. 491 - 498.
 49. Ardalan, S.M., K.K.; Sachdev, M.; Elmasry, M.I., *Distributed Current Mode Logic.* Circuits and Systems, 2006 IEEE North-East Workshop on, June 2006: p. 229 - 232.

50. Tanabe, A.U., M.; Fujiwara, I.; Ogura, T.; Kataoka, K.; Okihara, M.; Sakuraba, H.; Endoh, T.; Masuoka, F.;, 0.18- μm CMOS 10-Gb/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation. *Solid-State Circuits, IEEE Journal of*, June 2001. 36(6): p. 988 - 996.
51. Hartley, R., *High-speed Printed Circuit Design, A Practical Approach*. Applied Innovation.
52. Bouzerara, L.G., M.B.; Escid, H.; Belaroussi, M.T.;, High bandwidth and low noise optimized transimpedance amplifier in 0.8 μm CMOS technology. *Microelectronics*, 2004. 24th International Conference on, May 2004. 2: p. 555 - 558.
53. Analui, B.H., A.;, Bandwidth enhancement for transimpedance amplifiers. *Solid-State Circuits, IEEE Journal of*, Aug. 2004. 39(8): p. 1263 - 1270.
54. Guenter, J.K., Tatum, J.~A., Hawthorne, R.~A., III, Johnson, R.~H., Mathes, D.~T., and Hawkins, B.~M., A plot twist: the continuing story of VCSELs at AOC. *Proc. SPIE 5737*, 2005. 20.
55. Patterson, D.A., Gibson, G., and Katz, R. H., A case for redundant arrays of inexpensive disks (RAID). *ACM SIGMOD*, June 1988: p. 109-116.
56. Xuliang Han, G.K.R.T.C., Accurate diffraction efficiency control for multiplexed volume holographic gratings. *Optical Engineering*, Nov 2002. 41(11): p. 2799.
57. E. Yoshida, T.Y., A. Sahara and M. Nakazawa, 320Gbit/s TDM transmission over 120km using 400fs pulse train. *Electronics Letters*, May 1998. 34(10): p. 1004-1005.
58. Yi-Jen Chiu, H.-F.C., Volkan Kaman, Patrick Abraham, and John E. Bowers, High extinction ratio and saturation power traveling-wave electroabsorption modulator. *IEEE Photonics Technology Letters*, June 2002. 14(6): p. 792-794.
59. Gordon A. Keeler, B.E.N., Diwakar Agarwal, Christof Debaes, Noah C. Helman, Aparna Bhatnagar and David A. B. Miller, The benefits of ultrashort optical pulses in optically interconnected systems. *IEEE Journal of Selected Topics in Quantum Electronics*, March/April 2003. 9(2).
60. S. P. Voinigescu, T.O.D., R. Beerkens, I. Khalid, and P. Westergaard, A comparison of Si CMOS, SiGe BiCMOS, and InP HBT technologies for high-speed and millimeter-wave ICs. *Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, 2004.
61. Green, U.S.a.M.M., High-frequency CML clock dividers in 0.13 μm CMOS operating up to 38 GHz. *IEEE Journal of Solid-State Circuits*, August 2005.

40(8).

62. Brie Howely, Y.C., Xiaolong Wang, Qingjun Zhou, Zhong Shi, Yongqiang Jiang, and Ray T. Chen, 2-bit *reconfigurable true time delay lines using 2 by 2 polymer waveguide switches*. *IEEE Photonics Technology Letters*, Sept 2005. 17(9): p. 1944-1946.
63. Gordon A. Keeler, B.E.N., Diwakar Agawal, and David A. B. Miller, *Skew and jitter removal using short optical pulses for optical interconnects*. *IEEE Photonics Technology Letters*, June 2000. 12(6).

Vita

Hai Bi was born in Dalian, China, on September, 1975, the son of Shengfu Bi and Jianqing Di. After completing his education at No. 24 High School, Dalian, China, in 1994, he entered the Department of Electronic Engineering at Tsinghua University, Beijing, China. He received the degree of Bachelor of Science from Tsinghua University in July 1999. In August 1999, he joined the Department of Electrical and Computer Engineering at Florida State University. He received the degree of Master of Science in Engineering from Florida State University in April 2001. He joined Multiplex Inc. located in New Jersey and worked as an electrical engineer for a year and a half on fiber grating projects. In September 2003, he enrolled the University of Texas at Austin. His current research topics cover massively parallel processing using optical interconnections, optical bus, optical switched backplane, optical networking, high-speed modular optoelectronic transceivers, and holography.

Permanent Address: 76-3-4-1 Zhenhua Street

Dalian

Liaoning 116021, China

This dissertation was typed by the author.